What Cannot Be Implemented on Weak Memory?

Armando Castañeda ⊠^D

Instituto de Matemáticas, Universidad Nacional Autónoma de México

Gregory Chockler \boxdot

Department of Computer Science, University of Surrey

Brijesh Dongol \boxtimes

Department of Computer Science, University of Surrey

Ori Lahav \boxtimes

School of Computer Science, Tel Aviv University

Abstract

We present a general methodology for establishing the impossibility of implementing certain concurrent objects on different (weak) memory models. The key idea behind our approach lies in characterizing memory models by their *mergeability properties*, identifying restrictions under which independent memory traces can be merged into a single valid memory trace. In turn, we show that the mergeability properties of the underlying memory model entail similar mergeability requirements on the specifications of objects that can be implemented on that memory model. We demonstrate the applicability of our approach to establish the impossibility of implementing standard distributed objects with different restrictions on memory traces on three memory models: strictly consistent memory, total store order, and release-acquire. These impossibility results allow us to identify tight and almost tight bounds for some objects, as well as new separation results between weak memory models, and between well-studied objects based on their implementability on weak memory models.

2012 ACM Subject Classification Theory of computation → Distributed computing models; Theory of computation \rightarrow Concurrent algorithms

Keywords and phrases Impossibility, Weak Memory Models, Total-Store Order, Release-Acquire

Digital Object Identifier [10.4230/LIPIcs.DISC.2024.6](https://doi.org/10.4230/LIPIcs.DISC.2024.6)

Related Version *Full Version*: <https://arxiv.org/abs/2405.16611>

Funding *Armando Castañeda*: Supported by DGAPA PAPIIT project IN108723 and Royal Society grant IES\R1\221226.

Gregory Chockler: Supported by Royal Society grant: IES\R1\221226; CHIST-ERA project RE-DONDA EP/Y036425/1; and EPSRC grants: EP/X037142/1 and EP/X015149/1.

Brijesh Dongol: Supported by VeTSS; Royal Society grant: IES\R1\221226; CHIST-ERA project REDONDA EP/Y036425/1; and EPSRC grants: EP/X037142/1, EP/X015149/1, EP/V038915/1, and EP/R025134/2.

Ori Lahav: Supported by the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement no. 851811) and the Israel Science Foundation (grant number 814/22).

1 Introduction

Weak memory models have become standard in modern hardware architectures and programming languages. Unlike traditional strictly consistent memory (SCM), which provides *atomic* read/write instructions, memories achieve efficiency by multiple optimizations, which, in particular, delay propagation of writes instead of making them immediately visible to subsequent reads in other threads. Two well-studied models, which we consider in this paper, are *total store order* model (TSO), as implemented in SPARC [\[36,](#page-17-0) [23\]](#page-17-1) and x86 multiproces-

© Armando Castañeda, Gregory Chockler, Brijesh Dongol, and Ori Lahav; licensed under Creative Commons License CC-BY 4.0

38th International Symposium on Distributed Computing (DISC 2024). Editor: Dan Alistarh; Article No. 6; pp. 6:1–6:22

[Leibniz International Proceedings in Informatics](https://www.dagstuhl.de/lipics/)

[Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl Publishing, Germany](https://www.dagstuhl.de)

6:2 What Cannot Be Implemented on Weak Memory?

Example 1 Linearizable Obstruction-Free Set Consider a set object that provides the high-level operations $add(v)$ and $remove(v)$, where remove returns *true* iff the element v is in the abstract set and in this case removes v from the set. Consider the following histories assuming two processes:

Let σ_0 be the trace of a set implementation *I* generated by p_1 executing $add(1)$ until completion from the initial state, and for $i \in \{1,2\}$, let σ_i be the trace generated by p_i after σ_0 to induce history h_i . Such traces must exist assuming *I* is obstruction-free. If σ_1 and σ_2 can be merged into a trace σ such that $\sigma_0 \cdot \sigma$ is a valid trace of a memory model M, then we reach a contradiction because p_1 (resp., p_2) cannot distinguish between σ_1 (resp., σ_2) and σ , and thus both remove operations of p_1 and p_2 in σ return *true*, contradicting linearizability of *I*. In other words, since the two remove invocations cannot be merged into a single linearizable object history, it must be that the corresponding memory traces cannot be merged. In particular, if σ_1 and σ_2 have neither RAW nor RMW, then they can always be merged on SCM, which gives us the impossibility result of [\[6\]](#page-16-0) for this object.

sors [\[31\]](#page-17-2), and the weaker *release-acquire* model (RA), a fragment of C/C++11 [\[8,](#page-16-1) [26\]](#page-17-3), which guarantees causal consistency together with per-location strict consistency (a.k.a. coherence).

The standard memory model for the design and analysis of asynchronous shared memory algorithms is SCM. These algorithms however, are not guaranteed to work correctly on weaker memory models (such as TSO and RA) due to the lack of atomicity of reads and writes. To ensure atomicity, one can use *fence* or atomic *read-modify-write (RMW)* instructions provided by the weak memory models. However, since fences and RMWs disable hardware optimizations and enforce synchronization between threads, they incur substantial performance overheads. Thus, one would like to understand when fences and RMWs are necessary and when they can be avoided, in order to correctly and efficiently implement the large body of existing shared memory algorithms on weak memory architectures.

In this paper, we set out to tackle this important and challenging question. The crux of our approach is based on *mergeability* of traces and object histories. Roughly speaking, two memory traces (sequences of memory accesses) of some memory model *M* are strongly (resp., weakly) mergeable if every (resp., some) interleaving of these traces forms a valid trace of *M*. Likewise, two object histories (sequences of invocations and responses) of some object *O* are strongly (resp., weakly mergeable) if every (resp., some) interleaving of these histories forms a valid history of *O*. Then, our key result is the *Merge Theorem*, which, roughly speaking, states that strongly (resp., weakly) mergeable memory traces can only be used to implement strongly (resp., weakly) mergeable object histories. Contrapositively, when operations of a certain concurrent object are not strongly (resp., weakly) mergeable, then the memory traces implementing these operations on a memory model *M* cannot be strongly (resp., weakly) mergeable in *M*. The correctness and progress conditions in the Merge Theorem are weaker versions of *linearizability* [\[22\]](#page-17-4) and *obstruction-freedom* [\[21\]](#page-17-5).

A prerequisite for applying our Merge Theorem for a particular memory model is to identify useful mergeability properties of the model. For SCM, TSO, and RA, we develop a set of properties (see Table [1\)](#page-6-0) that describe conditions under which traces of the models can be (weakly/strongly) merged. These results provide key insights into the synchronization power of these memory models, and together with the Merge Theorem allow us to derive multiple impossibility results, and identify optimal implementations.

For instance, consider the read-after-write pattern (RAW), which is often used by shared

memory algorithms under SCM (such as classical mutual exclusion [\[17,](#page-16-2) [28\]](#page-17-6)) as a synchronization mechanism. In RAW, a process first writes to a shared variable and then reads from a different shared variable, and under SCM, this ensures that at least one of the two processes writing to two different variables has to observe the value written by the other process (see the SB program in \S 2). This means that solo traces that use RAW are not mergeable into a single trace. In turn, it is straightforward to establish that any two RAW-free read-write traces (by distinct processes) are weakly mergeable under SCM [\(§3\)](#page-6-1).

With this observation, we easily re-establish (and generalize) the "Laws of Order" results from [\[6\]](#page-16-0), showing that mutual exclusion protocols, as well as concurrent objects with *strongly non-commutative* methods, cannot be implemented on SCM with neither RAW nor RMW. We do so by simple mergeability-based arguments (see, e.g., Example [1\)](#page-1-0), instead of rather complex and ad-hoc application of the covering technique used in $[6]$. Intuitively, two methods are strongly non-commutative if executing one of them first affects the response of the other, and vice versa. Moreover, by using mergeability properties for TSO and RA we directly obtain similar impossibility results for these models, whereas the argument in [\[6\]](#page-16-0) for weak memory models is only implicit, based on the fact that enforcing a write to be executed before a read (i.e., implementing RAW) on a weak model requires a fence.

A benefit of our generic methodology is that we can also reason about implementability of methods that are not strongly non-commutative, hence not covered by [\[6\]](#page-16-0):

One-Sided Non-Commutative Operations. Some objects such as register, max-register, snapshot and monotone counter have pairs of methods that do not strongly non-commute. To support them, we consider *one-sided non-commutativity* of pairs of methods, which, roughly speaking, means that executing one of them first affects the response of the other, but not necessarily vice versa. We then apply the Merge Theorem to show that any linearizable obstruction-free implementations of these objects must use fences or RMWs in TSO and RA.

Then, for max-register, a useful building block in several implementations, e.g., [\[3,](#page-16-3) [7,](#page-16-4) [15\]](#page-16-5), we obtain *fence-optimal* implementations in TSO and RA. The TSO implementation is obtained through a more general *fence-insertion strategy*: a transformation that takes any read/write linearizable implementation in SCM and adds fences between every write followed by a read or a return of an operation, provably resulting in a linearizable implementation in TSO. Combined with a wait-free read/write max-register implementation in SCM (with uses neither RAW nor RMW), the transformation gives a fence-optimal wait-free read/write maxregister implementation in TSO. For RA, we develop a similar linearizable implementation by placing a fence in the beginning and the end of every operation, which leads to a fence-optimal implementation of max-register in RA.

Snapshot and Counter. We also reason about snapshot and (non-monotone) counter, which fall beyond the scope of non-commutativity. These two objects are of particular interests: snapshot is *universal* for a family of objects whose pairs of operations either commute or one overwrites the other [\[5\]](#page-16-6), and counter is a useful building block for randomized consensus [\[2,](#page-16-7) [4\]](#page-16-8). For TSO, the fence-insertion transformation above once again provides a wait-free fenceoptimal snapshot (resp., counter) implementation where every update operation ends with a fence. However, we use our Merge Theorem to show that, in sharp contrast to max-register, there is no obstruction-free read/write snapshot (resp., counter) implementation in RA, whose operations start with a fence and end with a fence (see outline in Example [2\)](#page-3-1). To the best of our knowledge, this is the first sharp separation between max-register on the one hand and snapshot and counter on the other in terms of their implementability under RA using only reads, writes and fences.

6:4 What Cannot Be Implemented on Weak Memory?

Example 2 Linearizable Obstruction-Free Snapshot Mergeability can justify a novel impossibility result for RA, showing that a shared (single-writer multi-reader) snapshot object cannot be implemented with only reads, writes and fences under the restriction that all fences are only placed at the beginning and end of a method invocation. Consider the following histories assuming three processes:

An obstruction-free implementation should generate both histories. A merge-based argument implies that the memory traces σ_1 and σ_2 induced by the implementation when it generates h_1 and h_2 must not be mergable in the underlying memory model. Otherwise, the same algorithm will also allow some interleaving h of h_1 and h_2 , but it is easy to observe that no such interleaving is linearizable: no valid single history *h* with only two updates, update(1) by p_1 and update(1) by p_2 , can have *both* scan results $\langle 1, \perp, \perp \rangle$ and $\langle \perp, 1, \perp \rangle$. The RA memory model allows any two RMW-free traces σ_1 and σ_2 by disjoint sets of processes to be merged, provided that fences are not used in the middle of these traces. Roughly speaking, following [\[26,](#page-17-3) [24\]](#page-17-7), the semantics of RA is based on point-to-point communication, making it is possible for p_1 and p_3 to communicate directly, without affecting p_2 . Thus, every implementation of snapshot on RA uses RMWs or fences in the middle of operations.

Outline. The rest of this paper is structured as follows. In [§2](#page-3-0) we define the notion of a memory model. In [§3](#page-6-1) we establish multiple mergeability properties for these memory models. In [§4](#page-7-0) we present the general impossibility result. In [§5](#page-11-0) we discuss applications of the theorem for well known objects, and tightness of the obtained lower bounds. We conclude and discuss related work in [§6.](#page-15-0) The full version of that paper [\[14\]](#page-16-9) contains more details and full proofs.

2 Weak Memory Models

In this paper, we consider three memory models:

Strictly Consistent Memory (SCM): In this model every write is propagated to all threads immediately after being executed. In the weak memory literature, this memory model is often referred to as sequential consistency, but it essentially corresponds to a collection of *linearizable* (a.k.a. atomic) register objects [\[22\]](#page-17-4).

Total Store Order (TSO**):** Each process has a local FIFO store buffer. Writes are first enqueued in the buffer of the writing process, and later propagate from the buffer to main memory in an *internal* step that occurs non-deterministically as part of the system's execution. A read of a variable returns the latest write to the variable in the reading process' buffer or the value in main memory if there is no pending write to that variable in the buffer.

Release/Acquire (RA**):** This model employs a notion of synchronization between processes through acquiring instructions (read or RMW) which synchronize with previously executed releasing instructions (write or RMW) when the acquiring instruction reads its value from the releasing instruction. Such synchronization transfers "happens-before" knowledge from the releasing instruction to the acquiring instruction. Following a release-acquire synchronization, instructions that follow (in "happens-before" order) the acquire instruction must be consistent with the happens-before knowledge received through the synchronization.

The classic examples used to explain these memory models are the *store buffering* (SB), *independent reads of independent writes* (IRIW), and *message passing* (MP) programs, given

below. We assume shared variables *x* and *y* initialized with the value 0 and process-local variables *a, b, ...*. The possible final values of *a, b, ...* depend on the memory model. **Contractor**

\n
$$
\text{Proc } \mathbf{p}_1
$$
\n $\begin{array}{c}\n \text{Proc } \mathbf{p}_2 \\
 x := 1; \\
 a := y; \\
 a := y; \\
 \text{(SB)}\n \end{array}\n \quad\n \text{Proc } \mathbf{p}_2$ \n $\text{Proc } \mathbf{p}_1$ \n $\begin{array}{c}\n \text{Proc } \mathbf{p}_2 \\
 \text{Proc } \mathbf{p}_2 \\
 \text{r} = x; \\
 b := y; \\
 b := y; \\
 \text{(IRIW)}\n \end{array}\n \quad\n \text{Proc } \mathbf{p}_3$ \n $\begin{array}{c}\n \text{Proc } \mathbf{p}_4 \\
 \text{Proc } \mathbf{p}_4 \\
 \text{r} = y; \\
 y := 1; \\
 y := 1; \\
 y := 1; \\
 \text{(MP)}\n \end{array}\n \quad\n \text{Proc } \mathbf{p}_2$ \n $\text{Proc } \mathbf{p}_3$ \n $\begin{array}{c}\n \text{Proc } \mathbf{p}_4 \\
 \text{Proc } \mathbf{p}_5 \\
 \text{r} = y; \\
 y := 1; \\
 y := 1; \\
 \text{(MP)}\n \end{array}$ \n

Under SCM, no execution of SB ends with $a = b = 0$, while this outcome is possible under both TSO and RA. Under both SCM and TSO, no execution of IRIW ends with $a = c = 1$ and $b = d = 0$, while this outcome is possible under RA, indicating that under RA, processes p_2 and p_3 observe the writes to *x* and *y* in a different order. In particular, under RA, suppose that both p_1 and p_4 execute their writes. It is possible for p_2 (resp., p_3) to read the new value for *x* (resp., *y*) then read the old value for *y* (resp., *x*). Although RA is weaker than both SCM and TSO, like TSO, RA maintains causal consistency as demonstrated MP. Under all three memory models, when MP terminates, if $a = 1$, then $b = 1$, indicating that if p_2 is aware of the write to *y* by p_1 , then it must also be aware of the prior write to *x*.

Non-SCM-outcomes (a.k.a. *weak behaviors*) can be avoided in weak memory models by using *fence* instructions. In TSO fences drain the store buffer of the process that executes the fence. In RA fences synchronize *in pairs*, transferring happens-before knowledge from one process to another. We formally include fences also in SCM (with "no-op" semantics).

2.1 Formalizing Weak Memory Models

For the formal definitions of the models, we find it most convenient to follow an operational presentation, where memory models are specified by labeled transition systems.

Sequences. For a sequence $s = \langle x_1, \ldots, x_n \rangle$, $s[i]$ denotes the *i*th element of *s* (i.e., x_i), and |*s*| denotes the length of *s* (i.e., *n*). We write $x \in s$ when $s[i] = x$ for some $1 \le i \le n$. We denote by ε the empty sequence, write $s_1 \cdot s_2$ for concatenation of s_1 and s_2 and denote by *X*[∗] the set of all sequences over elements of a set *X*. The restriction of a sequence *s* w.r.t. a set *Y*, denoted $s|_Y$, is the longest subsequence of *s* that consists only of elements in *Y*. These notations are lifted to sets in the obvious way (e.g., $S \cdot s' \triangleq \{s \cdot s' \mid s \in S\}$ and $S|_Y \triangleq \{s|_Y \mid s \in S\}$. We use the suffix '-set' to lift a function f from some set X to a function form sequences over *X*, formally defined by: $f\text{-set}(s) \triangleq \{f(s[i]) | 1 \leq i \leq |s|\}.$

Labeled Transition Systems (LTSs). An LTS L consists of a set of states, states(L); an initial state, $\text{init}(L) \in \text{states}(L)$; a set of transition labels, $\text{labels}(L)$; and a set of transitions, $\mathsf{trans}(L) \subseteq \mathsf{states}(L) \times \mathsf{labels}(L) \times \mathsf{states}(L). \hspace{1em} \text{We write} \hspace{1em} q \xrightarrow{l} _{L} q' \hspace{1em} \text{for} \hspace{1em} \langle q,l,q' \rangle \in \mathsf{trans}(L), \textnormal{and}$ given $\pi = \langle l_1, \ldots, l_n \rangle \in \mathsf{labels}(L)^*$, we write $q \xrightarrow{\pi}{}_{L} q'$ for $\exists q_2, \ldots, q_n.\ q \xrightarrow{l_1}{}_{L} q_2 \xrightarrow{l_2}{}_{L} \ldots q_n \xrightarrow{l_n}{}_{L} q'.$ An *execution fragment* of *L* is a sequence $\alpha = \langle q_0, l_1, q_1, l_2, \ldots, l_n, q_n \rangle$ of alternating states and transition labels such that $q_i \stackrel{l_{i+1}}{\longrightarrow} L q_{i+1}$ for every $0 \leq i \leq n-1$. The *trace* of α , denoted trace(α), is the restriction of α w.r.t. labels(L). We denote by traces(L, q) the set of all sequences that are traces of some execution fragment α of L that starts from $q \in$ states(L). An execution fragment α of L is an *execution* of L if it starts from $\text{init}(L)$. A sequence π of transition labels is a *trace* of L if it is a trace of some execution of L. We denote by traces(L) the set of all traces of *L* (so we have traces(*L*) = traces(*L*, init(*L*))).

Domains. We assume sets Var of *shared variables* and Val of *values* with a distinguished *initial* value $0 \in \text{Val}$. We let $P \triangleq \{p_1, ..., p_N\}$ be the set of process identifiers.

Memory Actions. Memory operations execute atomically using *memory actions*, which include both argument and return values. Formally, a *memory action* $a \in$ **MemActs** is one the

6:6 What Cannot Be Implemented on Weak Memory?

following (where $x \in \mathsf{Var}$ and $v, v_{\text{old}}, v_{\text{new}} \in \mathsf{Val}$): (i) write action of the form $\mathsf{W}(x, v)$; (ii) read action of the form $R(x, v)$; (iii) RMW action of the form $RMW(x, v_{old}, v_{new})$; and (iv) fence action of the form F. We denote by $\text{typ}(a)$ the type of the memory action *a* (W, R, RMW, or F) and by $\text{var}(a)$ the variable accessed by action *a* (when applicable).

Memory Events. A *memory event* $e \in$ **MemEvs** is a pair $e = p:a$ where $p \in$ P and $a \in$ MemActs. We use $proc(e)$ and $act(e)$ to retrieve the components of e (p and a , respectively). The functions $\text{typ}(\cdot)$ and $\text{var}(\cdot)$ are lifted to events in the obvious way.

Memory Models. The semantics of the memory operations is given by an LTS, called a *memory model*. The transition labels of a memory model M, labels $(M) \triangleq$ MemEvs $\cup \{ \tau \}$, consist of memory events, as well as τ , which represents a silent memory internal step.

We demonstrate the formulation of TSO as an LTS. The formal models for SCM and RA can be found in [\[14\]](#page-16-9).

▶ Definition 2.1. TSO's states are pairs $\langle m, b \rangle$, where $m \in \mathsf{Var} \rightarrow \mathsf{Val}$ is the main memory and $b \in P \rightarrow (Var \times Val)^*$ assigns a store buffer to every process; the initial state is init(TSO) $\triangleq \langle \lambda x. 0, \lambda p. \varepsilon \rangle$ (i.e., all variables in memory are zeroed and all store buffers are empty); and the transitions are as follows, where $\beta|x$ denotes the restriction of a store buffer $β$ to pairs of the form $\langle x, _\rangle$:

Memory Sequences. We refer to sequences $\rho \in ($ MemEvs $\cup \{\tau\})^*$ as *memory sequences* and to sequences $\sigma \in \mathsf{MemEvs}^*$ as *observable memory sequences*. We use the following notations:

- σ σ denotes the restriction of σ w.r.t. { $e \in$ MemEvs | proc $(e) = p$ }.
- \equiv otraces(M, q) denotes the set of all observable memory sequences obtained by restricting traces of *M* from a state *q* to non-*τ* steps, i.e., otraces(*M*, *q*) \triangleq traces(*M*, *q*)|_{MemEvs}.
- otraces(M) \triangleq traces(M)|_{MemEvs} is the set of all observable memory sequences of M .

Stable States. A state $q \in$ states(*M*) is *stable* if $q \nrightarrow{\mathcal{I}}_M$ q' for any $q' \in$ states(*M*). Every state of SCM is stable, a state of TSO is stable iff all store buffers are empty, and a state of RA is stable iff all processes are aware of all writes.

Well-Behaved Memory Models. TSO is strictly weaker than SCM and RA is strictly weaker than TSO, which formally means that otraces(SCM) \subsetneq otraces(TSO) \subsetneq otraces(RA). In the sequel we will need the following assumption on memory models:

▶ **Definition 2.2.** A memory model *M* is *well-behaved* if there exists a simulation *R* from SCM to *M* whose codomain consists solely of stable states. That is, there should exist a relation $R \subseteq$ states(SCM) \times {*q* \in states(*M*) | *q* is stable} such that (*i*) $\langle \text{init}(\text{SCM}), \text{init}(M) \rangle \in R$; and (*ii*) if $\langle m, q \rangle \in R$ and $m \stackrel{l}{\rightarrow}_{SCM} m'$, then $q \stackrel{l}{\rightarrow}_M \stackrel{\tau}{\rightarrow}_M^* q'$ and $\langle m', q' \rangle \in R$ for some stable $q' \in$ states (M) .

Table 1 Merging observable memory sequences σ_1 and σ_2 such that proc-set(σ_1)∩proc-set(σ_2) = Ø

Note that if *M* is well-behaved, then $\sigma_0 \cdot \sigma \in \text{otraces}(\text{SCM})$ implies that there exist a stable state $q \in$ states(*M*) and a memory trace ρ_0 such that $\text{init}(M) \xrightarrow{\rho_0} q$, $\rho_0|_{\text{MemEvs}} = \sigma_0$, and $\sigma \in \text{otraces}(M, q)$. The following lemma is proven in [\[14\]](#page-16-9).

▶ **Lemma 2.3.** *Each M* ∈ {SCM*,* TSO*,* RA} *is well-behaved.*

3 Mergeability Results for Memory Models

We consider two notions of mergeability of observable memory traces, *weak* mergeability, which means that *some* interleaving of the given traces is admitted, and *strong* mergeability, which requires that *all* interleavings are admitted. We denote by $s_1 \sqcup s_2$ the the set of all interleavings of *s*¹ and *s*2.

For our impossibility result to handle a non-empty base object history (as in Example [1\)](#page-1-0), it does not suffice to merge memory traces from the initial state. Instead, we require the traces to be mergeable from every *stable* state:

► Definition 3.1. Two observable memory traces σ_1, σ_2 with proc-set(σ_1) ∩ proc-set(σ_2) = Ø are *weakly (resp., strongly) mergeable* in a memory model *M* if for every stable state $q_0 \in \text{states}(M)$ such that $\sigma_1, \sigma_2 \in \text{otraces}(M, q_0)$, we have $\sigma \in \text{otraces}(M, q_0)$ for some (resp., every) $\sigma \in \sigma_1 \sqcup \sigma_2$.

Table [1](#page-6-0) presents the merge properties established for the memory models we consider (see [\[14\]](#page-16-9) for the proofs). To specify restrictions on the mergeable traces, we say that an observable memory sequence σ is:

solo if $|proc-set(\sigma)| = 1;$ *read-write* (RW) if typ-set $(\sigma) \subset \{R, W\}$; *read-write-fence* **(***RWF***) if typ-set(** σ **)** \subset **{R, W, F};** *read-before-write* **(***RBW***)** if for every $k_1 < k_2$, if $\text{typ}(\sigma[k_1]) = \text{W}$, $\text{typ}(\sigma[k_2]) = \text{R}$, and $\mathsf{var}(\sigma[k_1]) \neq \mathsf{var}(\sigma[k_2]), \text{ then } \mathsf{typ}(\sigma[k]) = \mathsf{W} \text{ and } \mathsf{var}(\sigma[k]) = \mathsf{var}(\sigma[k_2]) \text{ for some } k_1 < k < k_2;$ $\mathsf{var}(\sigma[k_1]) \neq \mathsf{var}(\sigma[k_2]), \text{ then } \mathsf{typ}(\sigma[k]) = \mathsf{W} \text{ and } \mathsf{var}(\sigma[k]) = \mathsf{var}(\sigma[k_2]) \text{ for some } k_1 < k < k_2;$ $\mathsf{var}(\sigma[k_1]) \neq \mathsf{var}(\sigma[k_2]), \text{ then } \mathsf{typ}(\sigma[k]) = \mathsf{W} \text{ and } \mathsf{var}(\sigma[k]) = \mathsf{var}(\sigma[k_2]) \text{ for some } k_1 < k < k_2;$ **trailing-fence** (TF) if there is no *k* such that $\text{typ}(\sigma[k]) = \text{F}$ but $\text{typ}(\sigma[k+1]) \neq \text{F}$; **leading-fence** (**LF**) if there is no *k* such that $\text{typ}(\sigma[k]) = \text{F}$ but $\text{typ}(\sigma[k-1]) \neq \text{F}$; *per-process trailing fence* **(PPTF)** if $\sigma|_p$ is TF for all processes p; *per-process leading fence* **(PPLF)** if $\sigma|_p$ is LF for all processes *p*; and *leading-and-trailing-fence* **(***LTF***) if** $\sigma = \sigma_1 \cdot \sigma_2$ **for some LF** σ_1 **and TF** σ_2 **.**

¹ RBW is equivalent to the absence of the read-after-write (RAW) pattern as defined in $[6]$.

6:8 What Cannot Be Implemented on Weak Memory?

We have three types of restrictions, namely: (i) a restriction on the processes (solo); (ii) restrictions on the types of events (RW and RWF); and (iii) restrictions on the access pattern (all others). The restrictions on types and access patterns correspond to synchronization mechanisms that are expensive performance wise. RMWs and non-RBW were identified as such in [\[6\]](#page-16-0), and since we explicitly deal with weak memory models, we add fences to this list. To motivate our focus on leading/trailing fence placement, we note that the trivial linearizable implementation of an atomic register using a write/read instruction requires fences: at the end of every write operation on TSO, and at the beginning and the end of every (write/read) operation on RA. We aim to investigate whether other objects admit similar implementations.

Next, we briefly discuss the results in the table:

- **SCM.** In SCM, if σ_1 is RW-RBW, then it can be weakly merged with any other observable memory trace. Indeed, being RW-RBW, σ_1 must be of the form $\sigma_1^r \cdot \sigma_1^w$ where σ_1^r is a sequence of reads and σ_1^{w} is a sequence of writes and reads, starting with a write, where the reads in σ_1^{w} read from the writes in σ_1^{w} . Then, it is straightforward to see that σ_1 and any observable memory sequence σ_2 can be merged to form the trace $\sigma = \sigma_1^r \cdot \sigma_2 \cdot \sigma_1^w$, which is valid trace under SCM. We note that the RBW restriction is necessary here, as $\langle p_1:W(x,1), p_1:R(y,0)\rangle$ and $\langle p_2:W(y,1), p_2:R(x,0)\rangle$ (which may arise from the SB example) are not weakly mergeable. Also note that there is no useful *strong* merge property for SCM. Even $\langle p_1: W(x,1) \rangle$ and $\langle p_2: R(x,0) \rangle$ cannot be strongly merged.
- **TSO.** In TSO, σ_1 and σ_2 can be *strongly* merged when they are both solo-RW traces. This holds because with only writes and reads, there is always an observable trace where *all* the writes of both σ_1 and σ_2 remain in the local store buffers, allowing the events of σ_1 and σ_2 to be arbitrarily interleaved. TSO also satisfies a weak merge property if σ_1 is solo-RWF-LTF and σ_2 is arbitrary. To do so, we let $\sigma_1 = \sigma_1^{\text{lf}} \cdot \sigma_1' \cdot \sigma_1^{\text{tf}}$ where $\text{typ-set}(\sigma_1^{\text{lf}}) \cup \text{typ-set}(\sigma_1^{\text{tf}}) \subseteq \{F\}$ and σ'_1 is RW. Then, $\sigma_1^{\text{lf}} \cdot \sigma'_1 \cdot \sigma_2 \cdot \sigma_1^{\text{tf}}$ is a valid TSO observable trace since no instruction in σ'_{1} forces writes to propagate. We note that the solo restriction is essential. For example, $\langle p_1:\mathbb{W}(x,1), p_2:\mathbb{R}(x,1), p_2:\mathbb{R}(y,0)\rangle$ and $\langle p_4:\mathbb{W}(y,1), p_3:\mathbb{R}(y,1), p_3:\mathbb{R}(x,0)\rangle$ (which may arise from the IRIW example) are not weakly mergeable.
- **RA.** We prove three strong merge properties for RA: (RA_1^s) If σ_1 is RW, then it can be strongly merged with σ_2 even when σ_1 is non-solo. Indeed, in the absence of RMWs and fences in σ_1 , the writes in σ_1 can be propagated to other processes of σ_1 , but never propagate to the processes of σ_2 , and vice-versa. (RA₂) If σ_1 is RWF-PPTF and σ_2 is PPTF, the strong merge argument is as follows. First, we remove all the fences in σ_1 , which results in an RW trace. From $\mathrm{RA}_{1}^{\mathsf{s}}$, this trace can be strongly merged with σ_2 . In the resulting trace, we reintroduce the fences removed from σ_1 arbitrarily after the last read or write of the corresponding process. Regardless of whether this fence is before or after a fence of σ_2 , the resulting fence synchronization has no effect since σ_2 is also PPTF. (RA^s₃) If σ_1 is RWF-PPLF and σ_2 is PPLF the argument is symmetric to RA⁵₂. Finally, RA satisfies a weak merge property if σ_1 is RWF-LTF. As in the TSO weak merge property, we split $\sigma_1 = \sigma_1^{\text{lf}} \cdot \sigma_1' \cdot \sigma_1^{\text{tf}}$. By RA₁⁵, $\sigma_1' \cdot \sigma_2$ is an RA observable trace. Then, $\sigma_1^{\text{lf}} \cdot \sigma_1' \cdot \sigma_2 \cdot \sigma_1^{\text{tf}}$ is an RA observable trace since the leading/trailing fences have no bearing on the execution.

4 A Recipe for Merge-Based Impossibility Results

We introduce objects, implementations, and histories $(\S 4.1)$, and our main theorem $(\S 4.2)$.

$e = p:\text{inv}(o)$	$e \in \text{MemEvs}$	$e = p:\text{res}(u)$													
$q = \text{init}(\mathcal{I}(o, p))$	$q \xrightarrow{e} \mathcal{I}(o, p) q'$	$q \xrightarrow{e} \mathcal{I}(o, p) - \mathcal{I}(\mathcal{I}(o, q))$	$q \xrightarrow{e} \mathcal{I}(o, p) - \mathcal{I}(\mathcal{I}(o, q))$	$q \xrightarrow{e} \mathcal{I}(o, p) - \mathcal{I}(\mathcal{I}(o, q))$	$q \xrightarrow{e} \mathcal{I}(\mathcal{I}(o, p)) - \mathcal{I}(\mathcal{I}(o, q))$	$q \xrightarrow{e} \mathcal{I}(\mathcal{I}(o, q)) - \mathcal{I}(\mathcal{I}(o, q))$	$q \xrightarrow{e} \mathcal{I}(\mathcal{I}(o, q)) - \mathcal{I}(\mathcal{I}(o, q))$	$q \xrightarrow$							

4.1 Objects and Their Implementations

We consider systems implementing of a high-level object *O* using the low-level atomic shared-memory operations provided by the memory model *M*.

Objects. An *object O* is a pair $O = \langle ops, ret \rangle$, where *ops* is a set of *operation names* (each of which may include argument values) and *rets* is a set of *response values*. We use ops(*O*) and $\text{rets}(O)$ to retrieve the components of an object $O(\text{obs}$ and rets, respectively). We use ack for a default response value for operations that do not return any value.

Object Actions. To delimit executions of operations of *O*, we use *object actions* that can be either *invocation actions* of the form $inv(o)$ with $o \in ops(O)$, or *response actions* of the form res(*u*) with $u \in \text{rets}(O)$. We let $\text{acts}(O)$ denote the set of all object actions of *O*.

Object Events. Like memory events defined in [§2,](#page-3-0) *object events* are pairs $e = p:a$ where $p \in P$ and $a \in \text{acts}(O)$. We apply the same notations used for memory events to object events, and let Evs(*O*) denote the set of all object events. By *event* we collectively refer to either a memory event or an object event. Given a sequence *π* of events, we define the following notations:

- $= \pi|_p$ denotes the restriction of π w.r.t. the set of events *e* with $\text{proc}(e) = p$.
- $= \pi|_M$ denotes the restriction of π w.r.t. the set MemEvs of memory events.
- $= \pi|_O$ denotes the restriction of π w.r.t. the set Evs(*O*) of object events.

Histories. A *history* of an object *O* is a sequence of events in $Evs(0)$. We denote by $(p: |o| \leq |o|)$ the history consisting of a single operation by process $p \in P$ invoking $o \in \text{ops}(O)$ with response value $u \in \text{rets}(O)$ (and omit the response value if it is ack), i.e., $(p: |o-u|) \triangleq$ $\langle p:inv(o), p:res(u) \rangle$ and $(p: |o|) \triangleq \langle p:inv(o), p:res(ack) \rangle$. A history *h* is:

sequential if it is a prefix of a history of the form $(p_1: \frac{|o_1u_1|}{\cdot} \cdot (p_2: \frac{|o_2u_2|}{\cdot} \cdot \cdot (p_n: \frac{|o_nu_n|}{\cdot})$;

- *well-formed* if $h|_p$ is sequential for every $p ∈ P$; and
- *complete* if it is well-formed and each $h|_p$ ends with a response event.

We let $H(O)$, Com $H(O)$, and ComSeq $H(O)$ denote the sets of all well-formed histories of *O*, all complete histories of *O*, and all complete sequential histories of *O* (respectively).

Specifications. We assume that every object *O* is associated with a *specification*, denoted $\textsf{spec}(O)$, that is a subset of $\textsf{ComSeqH}(O)$ that is prefix-closed (in the sense that $h' \in \textsf{spec}(O)$ for every $h' \in \mathsf{ComSeqH}(O)$ that is a prefix of some $h \in \mathsf{spec}(O)$). An object *O* is *deterministic* if no two histories in $spec(O)$ have longest common prefix that ends with an invocation.

Implementations. An *implementation I of an operation o for a process p* is an LTS whose set of transition labels are events with process identifier p . We assume that a response event is always the last transition of executions of *I* (i.e., if $q \xrightarrow{p:\text{res}(u)} q'$, then no transition is enabled in q'). An *implementation* $\mathcal I$ *of an object* O is a function assigning an implementation $\mathcal{I}(o, p)$ of *o* for *p* to every $o \in \text{ops}(O)$ and $p \in \mathsf{P}$.

An implementation $\mathcal I$ of an object O induces an LTS, denoted $S_{\mathcal I}$, that repeatedly and concurrently executes the operations of *O* as *I* prescribes. To formally define $S_{\mathcal{I}}$, we first define the "per-process" LTS induced by \mathcal{I} , denoted $S_{\mathcal{I}}^p$. This LTS is given by: states($S_{\mathcal{I}}^p$) \triangleq

6:10 What Cannot Be Implemented on Weak Memory?

 $\{\bot\} \cup \{\langle o,q \rangle \mid o \in \mathsf{ops}(O), q \in \mathsf{states}(\mathcal{I}(o,p))\}$; $\mathsf{init}(\mathsf{S}_\mathcal{I}^p) \triangleq \bot$; $\mathsf{labels}(\mathsf{S}_\mathcal{I}^p) \triangleq \mathsf{Evs}(O) \cup \mathsf{MemEvs};$ and the transitions are given in Fig. [1.](#page-8-1) The state \perp means that the process is not currently executing any operation, whereas $\langle o, q \rangle$ means that process p is currently executing o and it is in state *q* of the implementation of *o* for *p*.

In turn, $S_{\mathcal{I}}$ is given by: states($S_{\mathcal{I}}$) is the set of all mappings assigning a state in states($S_{\mathcal{I}}^p$) to every $p \in P$; init($S_{\mathcal{I}}$) $\triangleq \lambda p$. \perp ; labels($S_{\mathcal{I}}$) \triangleq Evs(*O*) ∪ MemEvs; and the transition relation in Fig. [2.](#page-8-1) This transition simply interleaves the transitions of the different processes. In the sequel, we let traces(\mathcal{I}) \triangleq traces($S_{\mathcal{I}}$).

Histories of Implementations. Let *I* be an implementation of an object O , π_0 be a sequence of events, and *M* be a memory model. A history *h* of *O* is:

- *generated by I after* π_0 if $h = \pi|_O$ for some π such that $\pi_0 \cdot \pi \in \text{traces}(\mathcal{I})$.
- *generated by I* after π_0 *under M* if $h = \pi|_O$ for some π such that $\pi_0 \cdot \pi \in \text{traces}(\mathcal{I})$ and $(\pi_0 \cdot \pi)|_M \in \text{otraces}(M).$

We denote by $H(\pi_0, \mathcal{I})$ the set of all histories that are generated by \mathcal{I} after π_0 , and by $H(\pi_0, \mathcal{I}, M)$ the set of all histories generated by I after π_0 under M. We also write $H(\mathcal{I})$ instead of $H(\varepsilon, \mathcal{I})$ and $H(\mathcal{I}, M)$ instead of $H(\varepsilon, \mathcal{I}, M)$.

4.2 The Merge Theorem

Our main result relates mergeability properties of memory models and objects implemented in those models, assuming that the implementation provides minimal safety and liveness guarantees. This result can be also seen as a *CAP Theorem* for weak memory models [\[19\]](#page-16-10), where partition tolerance of CAP corresponds to mergeability, as it allows two traces of distinct set of processes to run concurrently without interaction. Our results are more fine grained, as we show the correspondence between mergeability of certain traces in a memory model, and the (in)ability of these traces to implement non-mergeable object histories.

For the formal treatment, we first present the following lemma (proven in [\[14\]](#page-16-9)). The lemma describes the key shape of our results, namely that given two traces of an implementation over a memory model, the merge property over these traces carries over to a merge property over the histories induced by the traces.

Example 1.1. Let \mathcal{I} be an implementation of O. Suppose that there exist sequences π_0, π_1, π_2 *of events such that the following hold:*

- *(a)* proc-set($π_1$) ∩ proc-set($π_2$) = \emptyset ; $π_0 ⋅ π_1$, $π_0 ⋅ π_2$ ∈ traces(\mathcal{I}); $π_0|_O$ ∈ ComH(O); and
- *(b)* $π_0|_M ⋅ σ ∈ \text{otraces}(M)$ *for some (resp., every)* $σ ∈ π_1|_M ⊔ π_2|_M$.

Then, $h \in H(\pi_0, \mathcal{I}, M)$ *for some (resp., every)* $h \in \pi_1|_O \sqcup \pi_2|_O$.

The Merge Theorem, which we obtain using this lemma, makes several assumptions on implementations. First, the safety condition, which we call *consistency*, is restriction of linearizability to complete histories. For its definition, we first define reorderings of sequences.

▶ **Definition 4.2.** Let $R \subseteq X \times X$. A sequence $s' \in X^*$ is an *R*-reordering of a sequence $s \in X^*$ if there exists a bijection $f : \{1, \ldots, |s|\} \to \{1, \ldots, |s'|\}$ such that $s[i] = s'[f(i)]$ for every $1 \leq i \leq |s|$, and $f(i) \leq f(j)$ whenever $i \leq j$ and $\langle s[i], s[j] \rangle \in R$. We denote by reorder $R(s)$ the set of all *R*-reorderings of *s*, and lift this notation to sets by letting ${\sf reorder}_R(S) \triangleq \bigcup_{s \in S} {\sf reorder}_R(s).$

We define sproc and lin relations on events:

sproc $\triangleq \{ \langle e_1, e_2 \rangle \mid \text{proc}(e_1) = \text{proc}(e_2) \}$ lin \triangleq sproc ∪ ({ $e \mid e$ is a response event} \times { $e \mid e$ is a invocation event})

▶ **Definition 4.3.** A history $h' \in H(O)$ *linearizes* a history $h \in H(O)$, denoted $h \subseteq h'$, if *h*^{$'$} ∈ reorder_{lin}(*h*). For a set *H*^{$'$} ⊆ H(*O*), we write *h* ⊑ *H*^{$'$} if *h* ⊑ *h*^{$'$} for some *h*^{$'$} ∈ *H*^{$'$}.

 \triangleright **Definition 4.4.** An implementation $\mathcal I$ of an object $\hat O$ is *consistent* under a memory model *M* if $h \sqsubseteq \text{spec}(O)$ for every complete history $h \in H(\mathcal{I}, M)$.

Consistency follows from linearizability [\[22\]](#page-17-4), and it is equivalent to linearizability for implementations in which every history can be extended to a complete history.

Next, the liveness condition, which we call *availability*, requires progress for the specific histories under consideration.

▶ **Definition 4.5.** An implementation \mathcal{I} of O is *available after a history* $h_0 \in \textsf{ComSeqH}(O)$ w.r.t. a history $h \in H(O)$ if $h \in H(\pi_0, \mathcal{I}, \text{SCM})$ for every $\pi_0 \in \text{traces}(\mathcal{I})$ such that $\pi_0|_M \in$ traces(SCM) and $π_0|_O = h_0$. We say *I* is *available w.r.t. h*, if it is available after $ε$ w.r.t. *h* (i.e., $h \in H(\mathcal{I}, \text{SCM})$). We call $\mathcal I$ *spec-available* if for every $h_0, h \in \text{ComSeqH}(O)$ such that $h_0 \cdot h \in \text{spec}(O), \mathcal{I}$ is available after h_0 w.r.t. h .

Availability w.r.t. *h* after h_0 only guarantees that the implementation under SCM is able to generate the history h when it starts executing after generating h_0 . For deterministic implementations, availability w.r.t. *h* after *h*₀ follows from availability w.r.t. *h*₀ · *h* (after ϵ). Note that availability considers SCM rather than a general memory model *M*, but when *M* is well-behaved (Def. [2.2\)](#page-5-0), $h \in H(\pi_0, \mathcal{I}, \text{SCM})$ ensures that $h \in H(\pi_0, \mathcal{I}, M)$. Spec-availability essentially means that the implementation can generate all (sequential) specification histories and for deterministic objects and implementations, it follows from obstruction-freedom [\[21\]](#page-17-5).

The next lemma (proven in $[14]$) is used in the sequel to derive availability w.r.t. a history *h* from the fact that availability holds w.r.t. a sequential history that linearizes *h*.

▶ **Lemma 4.6.** Suppose that I is available after h_0 w.r.t. a history $h' \in H(O)$. Then, I is *available after* h_0 *w.r.t. every* $h \in H(O)$ *such that* $h \subseteq h'$ *.*

Next, we define mergeability for objects, akin to mergeability for memory models (Def. [3.1\)](#page-6-3):

▶ **Definition 4.7.** Two histories $h_1, h_2 \in \text{ComH}(O)$ with proc-set(h_1) ∩ proc-set(h_2) = Ø are *weakly (resp., strongly) mergeable in* $\text{spec}(O)$ *after a history* $h_0 \in \text{ComSeqH}(O)$ if *h*₀ · *h*₁ ⊆ spec(*O*) and *h*₀ · *h*₂ ⊆ spec(*O*) imply that *h*₀ · *h* ⊑ spec(*O*) for some (resp., every) $h \in h_1 \sqcup h_2.$

We now have all prerequisites to state our Merge Theorem (see [\[14\]](#page-16-9) for the proof).

▶ **Theorem 4.8.** *Let* I *be an implementation of an object O that is consistent under a well-behaved memory model M. Suppose that there exist* $\pi_0 \in \text{trace}(\mathcal{I})$ *,* $h_1, h_2 \in \text{ComH}(O)$ *such that the following hold, where* $h_0 = \pi_0|_O$ *and* $\sigma_0 = \pi_0|_M$:

(i) h_0 ∈ spec (O) *,* σ_0 ∈ traces(SCM)*, and* proc-set(h_1) ∩ proc-set(h_2) = Ø*, (ii) I is available after h*₀ *w.r.t. some* $h_{\text{seq}}^i \in \text{ComSeqH}(O)$ *such that* $h_i \sqsubseteq h_{\text{seq}}^i$ *for* $i \in \{1,2\}$ *, (iii)* h_1 *and* h_2 *are not weakly (resp., strongly) mergeable in* $\text{spec}(O)$ *after* h_0 *.*

Then, there exist π_1 *and* π_2 *such that all of the following hold:*

6:12 What Cannot Be Implemented on Weak Memory?

(a) $For\ i \in \{1,2\}$, we have $\pi_0 \cdot \pi_i \in \text{traces}(\mathcal{I})$; $\pi_i|_O = h_i$; $\sigma_0 \cdot \pi_i|_M \in \text{traces}(\text{SCM})$; and $\text{proc-set}(\pi_i) = \text{proc-set}(h_i).$

 π ¹) *For every* π ¹₁ \in reorder_{sproc} (π_1) *and* π ¹₂ \in reorder_{sproc} (π_2) *such that* π ¹₁ $|o = h_1$, π ¹₂ $|o = h_2$, $and \ \sigma_0 \cdot \pi'_1 |_{M_1} \sigma_0 \cdot \pi'_2 |_{M} \in \text{traces}(\text{SCM})$, we have that $\pi'_1 |_{M_1}$ and $\pi'_2 |_{M_1}$ are not weakly (resp., *strongly)* mergeable in *M*. In particular, $\pi_1|_M$ and $\pi_2|_M$ are not weakly (resp., strongly) *mergeable in M.*

For simplicity, we explain Thm. [4.8](#page-10-0) for $\pi_0 = \varepsilon$ (and hence $h_0 = \sigma_0 = \varepsilon$). The theorem assumes that we start with an implementation $\mathcal I$ that is consistent under the memory model *M* under consideration. Moreover, we assume that we have two complete histories h_1 and h_2 of the object such that the processes of h_1 and h_2 are distinct (condition [\(i\)\)](#page-10-1), $\mathcal I$ is available w.r.t. some linearization of h_1 and h_2 (condition [\(ii\)\)](#page-10-2), and that h_1 and h_2 are **not** weakly (strongly) mergeable (condition [\(iii\)\)](#page-10-3). Then, for $i \in \{1,2\}$ there must be a trace π_i of I, corresponding to *hⁱ* , whose memory events are allowed by SCM, and processes are only included in π_i if they call some operation of the object (condition [\(a\)\)](#page-11-1), such that π_1 and π_2 restricted to memory events are *not* weakly (strongly) mergeable in *M* (second clause of condition [\(b\)\)](#page-11-2). In fact, weak (strong) *non*-mergeability extends to any process-preserving reordering of $π_1$ and $π_2$ whose corresponding histories are h_1 and h_2 and corresponding memory traces are SCM traces (first clause of condition (b)).

5 Implementability of Objects on Weak Memory Models

We demonstrate the power of the Merge Theorem by using it along with the mergeability results in Table [1](#page-6-0) to characterize implementability of objects under weak memory models.

5.1 One-Sided Non-Commutative Operations

We start by analyzing implementability of pair of operations o_1 and o_2 such that o_1 is *one-sided non-commutative* w.r.t. *o*2. Roughly, this means that the execution order of *o*¹ and *o*² affects the response of *o*1. Formally:

▶ **Definition 5.1.** An operation *o*¹ ∈ ops(*O*) is *one-sided non-commutative w.r.t. an operation* $o_2 \in \text{ops}(O)$ *in* spec(*O*) if there exist $h_0 \in \text{ComSeqH}(O)$, processes $p_1 \neq p_2$, and response values $u_1, v_1, u_2 \in \text{rets}(O)$ such that: (i) $u_1 \neq v_1$; (ii) $h_0 \cdot (p_1: \frac{|o_1u_1|}{|o_2u_1|}) \in \text{spec}(O)$; and (iii) $h_0 \cdot (p_2: \frac{|o_2 u_2|}{p_1} \cdot (p_1: \frac{|o_1 v_1|}{p_2}) \in \text{spec}(O).$

▶ **Example 5.2.** Consider a standard register object Reg with initial value 0, and operations write(*v*), where $v \in V$ for some set of values V, and read. Then, read is one-sided noncommutative w.r.t. write in spec(Reg). Indeed, for $p_1 \neq p_2$ and $h_0 = \varepsilon$, we have both $(p_1: \frac{|\text{read } 0|}{\text{med}}) \in \text{spec}(\text{Reg}) \text{ and } (p_2: \frac{|\text{write}(1)|}{\text{med}}) \cdot (p_1: \frac{|\text{read } 1|}{\text{med}}) \in \text{spec}(\text{Reg}).$ The same holds for *max-register* [\[3\]](#page-16-3), denoted MaxReg, that stores integers with the initial value 0. We note that all pairs of specification histories of Reg and MaxReg with disjoint sets of processes are weakly mergeable.

▶ **Example 5.3.** Consider a monotone counter object MC with initial value 0, and operations inc and read. Then, read is one-sided non-commutative w.r.t. inc in spec(MC) as for $p_1 \neq p_2$ and $h_0 = \varepsilon$, we have $(p_1: \frac{|\text{read } 0|}{\text{read } 0}) \in \text{spec}(MC)$ and $(p_2: \frac{|\text{inc } |}{\text{since } |}) \cdot (p_1: \frac{|\text{read } 1|}{\text{read } 0}) \in \text{spec}(MC)$.

The next lemma (proven in [\[14\]](#page-16-9)) shows that for deterministic objects, the existence of a pair of operations one of which is one-sided non-commutative w.r.t. to the other implies that their corresponding histories are not strongly mergeable:

▶ **Lemma 5.4.** Let *O* be a deterministic object and suppose that $o_1 \in \text{ops}(O)$ is one-sided non*commutative w.r.t.* $o_2 \in \text{ops}(O)$ *in* $\text{spec}(O)$ *. Then, there exist* $h_0 \in \text{ComSeqH}(O)$ *, processes* $p_1 \neq p_2$ *, and response values* $u_1, u_2 \in \text{rets}(O)$ *such that* $(p_1: \frac{|o_1u_1|}{|o_1u_1|})$ *and* $(p_2: \frac{|o_2u_2|}{|o_2u_2|})$ *are not strongly mergeable in* $spec(O)$ *after* h_0 *.*

Then, the following theorem (proven in $[14]$) follows from Thm. [4.8](#page-10-0) and properties TSO^s and $\mathrm{RA}_{1}^{\mathsf{s}}$ in Table [1.](#page-6-0)

▶ **Theorem 5.5.** Let O be a deterministic object and suppose that $o_1 \in \text{ops}(O)$ is one-sided *non-commutative w.r.t.* $o_2 \in \text{ops}(O)$ *in* $\text{spec}(O)$ *. Let* I *be a spec-available implementation of* O *that is consistent under* $M \in \{TSO, RA\}$ *. Then, there exist* $p_1, p_2 \in P$ *,* $\pi_1 \in \text{traces}(\mathcal{I}(o_1, p_1))$ *, and* $\pi_2 \in \text{traces}(\mathcal{I}(o_2, p_2))$ *such that the following hold for* $\sigma_1 = \pi_1|_M$ *and* $\sigma_2 = \pi_2|_M$ *:*

- *(a) if* $M = TSO$, then either σ_1 *or* σ_2 *has a fence or a RMW event; and*
- *(b) if* $M = \text{RA}$ *, then neither* σ_1 *nor* σ_2 *is RW, and one of the following holds: (i) either σ*¹ *or σ*² *has a RMW event; (ii) either σ*¹ *or σ*² *is not LTF (i.e., has a fence in the middle); (iii)* σ_1 *is LF and* σ_2 *is TF; or (iv)* σ_1 *is TF and* σ_2 *is LF.*

Since read is one-sided non-commutative w.r.t. write in both spec(Reg) and spec(MaxReg), their respective implementations under TSO and RA are subject to the constraints given in Thm. [5.5.](#page-12-0) The same holds for the implementations of the read and inc operations of MC.

To establish the tightness of these lower bounds, we present linearizable wait-free implementations of Reg and MaxReg that are optimal w.r.t. the above bounds: for TSO, it uses only reads, writes, and a single fence at the end of write; and for RA, it uses only reads, writes, and a pair of fences at both the beginning and the end of both write and read.

A Reg object is trivial to implement under SCM and there are MaxReg implementations under SCM [\[3\]](#page-16-3) with every operation being RBW. We use these implementations as a basis for implementations under TSO and RA as follows:

TSO. For TSO, we utilize a *fence-insertion strategy*, which derives a linearizable TSO implementation of an object from its SCM counterpart by inserting a fence in-between every consecutive pair of write and read, as well as between a final write of an operation (if it exists) and the operation's response. We give full details, prove correctness, and present more examples of applications of this transformation in [\[14\]](#page-16-9). Using this strategy, we obtain a TSO implementation of Reg as follows: write first writes to a memory location, and then executes a fence, and read reads the same memory location and returns the value read. Likewise, to implement MaxReg under TSO, we add a fence at the end of the write implementations of $[3]$, and leave their read implementation as is.

RA. We augment the TSO implementations above by adding another fence at the beginning of write as well as fences at the beginning and the end of read. The pseudocode of the MaxReg algorithm appears in \S A and its correctness proof can be found in [\[14\]](#page-16-9). Further details of the register implementation and its correctness proof appear in [\[14\]](#page-16-9). For conciseness, our MaxReg implementation under RA is derived from a simplified version of the algorithm in [\[3\]](#page-16-3) (with linear step complexity instead of logarithmic as in [\[3\]](#page-16-3)).

5.2 Two-Sided Non-Commutative Operations and Mutual Exclusion

We next explore implementability of objects with non-weakly mergeable histories. We apply our framework to generalize the "laws of order" (LOO) results of [\[6\]](#page-16-0). The next notion of two-sided non-commutativity is a strengthening of one-sided non-commutativity defined above, and is identical to the notion of strong non-commutativity in [\[6\]](#page-16-0):

▶ **Definition 5.6.** Two operations $o_1, o_2 \in \text{ops}(O)$ are *two-sided non-commutative in* spec (O) if there exist history $h_0 \in \text{ComSeqH}(O)$, processes $p_1 \neq p_2$, and response values $u_1 \neq$ v_1 and $u_2 \neq v_2$ in rets(*O*) such that: (i) $h_0 \cdot (p_1: |o_1u_1|) \cdot (p_2: |o_2v_2|) \in \text{spec}(O);$ and (iii) $h_0 \cdot (p_2: |p_2 \cdot w_2|) \cdot (p_1: |p_1 \cdot w_1|) \in \text{spec}(O).$

Example 5.7. Revisiting Example [1,](#page-1-0) in a standard set object Set the operations remove(*v*) and **remove**(*v*) (for any *v*) are strongly non-commutative. Indeed, we can take any $p_1 \neq p_2$, $h_0 = (p: \frac{(\text{add}(v))}{\text{add}(v)})$ (with any $p \in \mathsf{P}$), $u_1 = u_2 = true$, and $v_1 = v_2 = false$, and we have $(p: \lceil \frac{\mathsf{add}(v)}{\cdot} \rceil) \cdot (p_1: \lceil \frac{\mathsf{remove}(v) - true}{\cdot} \rceil) \cdot (p_2: \lceil \frac{\mathsf{remove}(v) - false}{\cdot} \rceil) \in \mathsf{spec}(\mathsf{Set}) \text{ and } (p: \lceil \frac{\mathsf{add}(v)}{\cdot} \rceil) \cdot$ $(p_2: | \underline{\mathsf{remove}(v) - true}|) \cdot (p_1: | \underline{\mathsf{remove}(v) - false}|) \in \mathsf{spec}(\mathsf{Set}).$

▶ **Example 5.8.** Consider a consensus object Consensus with operations propose(0) and propose(1) and return values {0*,* 1}. Its specification spec(Consensus) consists of all histories $h \in \textsf{ComSeqH}(\textsf{Consensus})$ such that every $\textsf{propose}(v)$ invoked in *h* returns the same value, which is either *v* or the argument of one of the previously invoked propose operations. The operations $propose(0)$ and $propose(1)$ are two-sided non-commutative. Indeed, for any $p_1 \neq p_2$ and $h_0 = \varepsilon$, we have $(p_1: | \text{propose}(0) \mid 0 |) \cdot (p_2: | \text{propose}(1) \mid 0 |) \in \text{spec}(\text{Consensus})$ and $(p_2: | \text{propose}(1) \mid 1 |) \cdot (p_1: | \text{propose}(0) \mid 1 |) \in \text{spec}(\text{Consensus}).$

Examples for other objects with consensus number *>* 1, such as swap, compare-and-swap, fetch-and-add, queues, stacks, are constructed similarly. In [\[14\]](#page-16-9) we show that deterministic objects with a pair of two-sided non-commutative operations must have consensus numbers *>* 1. (We conjecture that the converse also holds.)

We prove in [\[14\]](#page-16-9) that two-sided non-commutative operations imply non-weakly mergeability:

▶ **Lemma 5.9.** Let O be a deterministic object and $o_1, o_2 \in \text{ops}(O)$ be two-sided non*commutative operations in* $spec(O)$ *. Then, there exist* $h_0 \in \text{ComSeqH}(O)$ *, processes* $p_1 \neq p_2$ *and response values* $u_1, u_2 \in \text{rets}(O)$ *such that* $(p_1: \frac{|o_1u_1|}{|o_2|})$ *and* $(p_2: \frac{|o_2u_2|}{|o_2|})$ *are not weakly mergeable in* $spec(O)$ *after* h_0 *.*

We now apply the merge theorem and the properties SCM^{ω} , TSO^{ω} , RA^{ω} from Table [1](#page-6-0) to obtain the lower bounds of LOO under SCM along with impossibilities for TSO and RA (see $[14]$ for the proof):

 \triangleright **Theorem 5.10.** Let O be a deterministic object with a pair of strongly non-commutative *operations* $o_1, o_2 \in \text{ops}(O)$ *in* $\text{spec}(O)$ *. Let* $\mathcal I$ *be a spec-available implementation of* O *that is consistent under a memory model M. Then, there exist* $p_1 \in \mathsf{P}$ *and* $\pi_1 \in \mathsf{traces}(\mathcal{I}(o_1, p_1))$ *such that the following hold for* $\sigma_1 = \pi_1 |_{M}$ *:*

- *(a) if* $M = \text{SCM}$ *, then* σ_1 *either has an RMW or is not RBW; and*
- *(b) if* $M \in \{TSO, RA\}$, then σ_1 *either has an RMW or is not LTF (i.e., has a fence in the middle).*

Since deterministic objects with a pair of two-sided non-commutative operations have consensus numbers > 1 , their wait-free implementations must rely on RMWs $[20]$. We therefore consider their obstruction-free implementations to obtain upper bounds in the absence of RMWs.^{[2](#page-13-0)} In $[14]$, we show that every object in this class has an obstructionfree implementation under TSO with a fence pattern optimal w.r.t. our lower bounds in

² It is known that every deterministic object has read/write obstruction-free linearizable implementations in SCM [\[21\]](#page-17-5).

contention-free executions, i.e., when a process runs solo for long enough to complete its operation. For that, we use a variant of a universal construction from [\[33\]](#page-17-8) instantiated on top of a TSO-based obstruction-free consensus algorithm. The latter is obtained from shared memory Paxos [\[18\]](#page-16-12) using our fence-insertion strategy.

Finally, in [§B,](#page-18-1) we derive lower bounds for mutual exclusion. We define an object Lock that can be implemented by means of an entry section of a mutual exclusion algorithm. We show that Lock has a pair of non-weakly mergeable histories, and apply the merge theorem to obtain the lower bounds of LOO for SCM and their counterparts for TSO and RA. A matching upper bound for TSO is obtained by adding a single fence to the entry section of the Bakery algorithm [\[28\]](#page-17-6).

5.3 Snapshot and Counter

We next explore implementability of snapshot [\[1\]](#page-16-13) (Snapshot) and (non-monotone) counter (Counter). The former is known to be universal w.r.t. a large class of objects implementable in read/write SCM [\[5\]](#page-16-6), and the latter has been studied extensively as a building block for randomized consensus (e.g., [\[4,](#page-16-8) [2\]](#page-16-7)).

In [§C,](#page-19-0) we revisit and formalize Example [2,](#page-3-1) and obtain lower bounds on memory events and fence structure that must be exhibited by any consistent and spec-available implementation of snapshot and counter under the memory models we consider. Specifically, we obtain the following for snapshot:

 \triangleright **Theorem 5.11.** Let $\mathcal I$ be a spec-available implementation of Snapshot that is consistent *under a memory model M. Then, there exist* $p, p' \in P$, $\pi_1 \in \text{traces}(\mathcal{I}(\text{update}(w), p))$ for *some* $i \in \{1..m\}$ *and* $w \in W$ *, and* $\pi_2 \in \text{traces}(\mathcal{I}(\texttt{scan}, p'))$ *such that the following hold for* $\sigma_1 = \pi_1|_{\mathsf{M}}$ *and* $\sigma_2 = \pi_2|_{\mathsf{M}}$ *:*

- *(a) if* $M = \text{SCM}$, then $\sigma_1 \cdot \sigma_2$ either has an RMW or is not RBW;
- *(b) if* $M = TSO$, then $\sigma_1 \cdot \sigma_2$ *either has an RMW or is not LTF (i.e., has a fence in the middle); and*
- *(c) if* $M = \text{RA}$ *, then (i) either* σ_1 *or* σ_2 *has an RMW, or (ii) either* σ_1 *or* σ_2 *is not LTF.*

We show that a similar lower bounds holds for Counter for $\pi_1 \in \text{traces}(\mathcal{I}(o, p))$ with $o \in \{\texttt{inc}, \texttt{dec}\}$ and $\pi_2 \in \texttt{traces}(\mathcal{I}(\texttt{read}, p')).$

The wait-free linearizable implementations of both Snapshot and Counter under SCM are well-known [\[1,](#page-16-13) [5\]](#page-16-6). The implementation of update operation uses collect followed by a write, and the implementation of scan uses a sequence of three collects. Counter can be implemented on top of a snapshot using a single call to update to implement increment and decrement, and a single call to scan to implement read. Both implementations exhibit a single read-after-write across a consecutive pair of update and read, and are therefore optimal w.r.t. to the above lower bounds.

To obtain optimal upper bounds for TSO, the above algorithms are modified using the fence-insertion strategy discussed above that inserts a fence at the end of update for snapshot, and at the end of the increment and decrement for counter. Optimal implementations under RA are left for future work.

Max-register vs. snapshot and counter. Our analysis yields the first sharp separation between max-register on the one hand and snapshot and counter on the other in terms of their implementability under RA using only reads, writes, and fences. Specifically, as we show above, max-register can be implemented under RA using fences only at the beginning and the end of read and write. On the other hand, our lower bounds for snapshot and

6:16 What Cannot Be Implemented on Weak Memory?

counter show that this fence placement is insufficient to correctly implement these objects under RA. We are unaware of prior results separating these objects. In particular, all of them are equivalent w.r.t. their power to solve consensus under SCM [\[20\]](#page-16-11).

6 Related Work

Our mergeability approach is inspired by the work of Kawash [\[25\]](#page-17-9), who showed that, without fences and RMWs, the critical section problem, as well as certain producer/consumer coordination problems, cannot be solved in a variety of weak memory models that were studied at that time (including TSO). However, while Kawash considers specific tasks, we derive a general result by relating mergeability of traces in the underlying memory model to mergeability at the level of the implemented object histories.[3](#page-15-1) Moreover, we also use different mergeability properties to differentiate between weak memory models.

We have already discussed how the results of $[6]$, which were based on a covering technique [\[13\]](#page-16-14), are obtained by a simpler merge-based argument. The main advantage of our approach is its applicability beyond "strongly non-commutative operations" (see Lem. [5.9\)](#page-13-1), as well as the fact that we directly handle weak memory models, which is only implicit in [\[6\]](#page-16-0). In addition, $[6]$ is restricted to deterministic objects and implementations, while our merge theorem avoids these assumptions by stating more precise availability requirements.

Through consensus numbers, Herlihy [\[20\]](#page-16-11) already showed that for some of the objects we consider here, such as sets, queues and stacks, RMW operations are required in any lock-free linearizable implementation. This result does not have any implication for obstruction-freedom. In fact, for every object, there is a read/write obstruction-free linearizable implementation under SCM (as consensus is universal and read/write obstruction-free solvable [\[20,](#page-16-11) [21\]](#page-17-5)). Due to our results, if the object has non-weakly mergeable operations, any such implementation cannot be RBW.

For several objects such as snapshot, counter, max register, work stealing and even relaxations of queues, stacks, and data sketches, there have been proposed lock-free or wait-free read/write linearizable (or variants of it) RBW implementations under SCM [\[5,](#page-16-6) [1,](#page-16-13) [3,](#page-16-3) [15,](#page-16-5) [16,](#page-16-15) [34\]](#page-17-10). None of these works relate the possibility of such implementations with mergeability properties of the objects implemented. Morrison and Afek [\[30\]](#page-17-11) show how memory fences can be eliminated on TSO in the implementation of work stealing by assuming that the store buffers are bounded in size, and using this bound in the thief implementation to guarantee that a write is propagated to main memory after a number of subsequent writes. In contrast, the store buffers in the TSO model we study are unbounded, and hence their implementation is not considered linearizable.

In the weak memory literature, some works studied *robustness* of concurrent implementations under TSO and RA, where a robust implementation cannot have any non-SCM behaviors [\[11,](#page-16-16) [9,](#page-16-17) [27,](#page-17-12) [10,](#page-16-18) [29\]](#page-17-13). We note, however, that robustness does not entail that linearizability under SCM is transferred to linearizability under TSO or RA (a register implementation that uses one shared variable is robust, but fences are needed to ensure linearizability under TSO and RA). This is different from the fence-insertion strategy in [§5.1](#page-11-3) that transfers linearizability under SCM to linearizability under TSO. Other works studied alternatives to linearizability for TSO and RA [\[12,](#page-16-19) [35,](#page-17-14) [32\]](#page-17-15), whereas we take standard linearizability as a correctness criterion.

³ We also note that Kawash's merge strategy for TSO traces is unnecessarily complex, while our proofs directly exploit the local store buffers for avoiding inter-thread communication.

- **1** Yehuda Afek, Hagit Attiya, Danny Dolev, Eli Gafni, Michael Merritt, and Nir Shavit. Atomic snapshots of shared memory. *J. ACM*, 40(4):873–890, 1993. [doi:10.1145/153724.153741](https://doi.org/10.1145/153724.153741).
- **2** James Aspnes. Time-and space-efficient randomized consensus. In *PODC*, page 325–331, New York, NY, USA, 1990. ACM. [doi:10.1145/93385.93433](https://doi.org/10.1145/93385.93433).
- **3** James Aspnes, Hagit Attiya, and Keren Censor-Hillel. Polylogarithmic concurrent data structures from monotone circuits. *J. ACM*, 59(1):2:1–2:24, 2012. [doi:10.1145/2108242.](https://doi.org/10.1145/2108242.2108244) [2108244](https://doi.org/10.1145/2108242.2108244).
- **4** James Aspnes and Maurice Herlihy. Fast randomized consensus using shared memory. *Journal of Algorithms*, 11(3):441–461, 1990. [doi:10.1016/0196-6774\(90\)90021-6](https://doi.org/10.1016/0196-6774(90)90021-6).
- **5** James Aspnes and Maurice Herlihy. Wait-free data structures in the asynchronous PRAM model. In *SPAA*, pages 340–349. ACM, 1990. [doi:10.1145/97444.97701](https://doi.org/10.1145/97444.97701).
- **6** Hagit Attiya, Rachid Guerraoui, Danny Hendler, Petr Kuznetsov, Maged M. Michael, and Martin T. Vechev. Laws of order: expensive synchronization in concurrent algorithms cannot be eliminated. In *POPL*, pages 487–498. ACM, 2011. [doi:10.1145/1926385.1926442](https://doi.org/10.1145/1926385.1926442).
- **7** Mirza Ahad Baig, Danny Hendler, Alessia Milani, and Corentin Travers. Long-lived counters with polylogarithmic amortized step complexity. *Distributed Comput.*, 36(1):29–43, 2023. URL: <https://doi.org/10.1007/s00446-022-00439-5>, [doi:10.1007/S00446-022-00439-5](https://doi.org/10.1007/S00446-022-00439-5).
- **8** Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber. Mathematizing C++ concurrency. In *POPL*, pages 55–66, New York, NY, USA, 2011. ACM. URL: [http:](http://doi.acm.org/10.1145/1926385.1926394) [//doi.acm.org/10.1145/1926385.1926394](http://doi.acm.org/10.1145/1926385.1926394), [doi:10.1145/1926385.1926394](https://doi.org/10.1145/1926385.1926394).
- **9** Ahmed Bouajjani, Egor Derevenetc, and Roland Meyer. Checking and enforcing robustness against TSO. In *ESOP*, volume 7792 of *LNCS*, pages 533–553. Springer, 2013.
- **10** Ahmed Bouajjani, Constantin Enea, Suha Orhun Mutluergil, and Serdar Tasiran. Reasoning about TSO programs using reduction and abstraction. In *CAV*, pages 336–353, Cham, 2018. Springer International Publishing. [doi:10.1007/978-3-319-96142-2_21](https://doi.org/10.1007/978-3-319-96142-2_21).
- **11** Ahmed Bouajjani, Roland Meyer, and Eike Möhlmann. Deciding robustness against total store ordering. In *ICALP (2)*, pages 428–440, 2011.
- **12** Sebastian Burckhardt, Alexey Gotsman, Madanlal Musuvathi, and Hongseok Yang. Concurrent library correctness on the TSO memory model. In *ESOP*, pages 87–107, Berlin, Heidelberg, 2012. Springer.
- **13** James E. Burns and Nancy A. Lynch. Bounds on shared memory for mutual exclusion. *Inf. Comput.*, 107(2):171–184, 1993. URL: <https://doi.org/10.1006/inco.1993.1065>, [doi:](https://doi.org/10.1006/INCO.1993.1065) [10.1006/INCO.1993.1065](https://doi.org/10.1006/INCO.1993.1065).
- **14** Armando Castañeda, Gregory Chockler, Brijesh Dongol, and Ori Lahav. What cannot be implemented on weak memory? *CoRR*, abs/2405.16611, 2024. URL: [https://doi.org/10.](https://doi.org/10.48550/arXiv.2405.16611) [48550/arXiv.2405.16611](https://doi.org/10.48550/arXiv.2405.16611), [arXiv:2405.16611](https://arxiv.org/abs/2405.16611), [doi:10.48550/ARXIV.2405.16611](https://doi.org/10.48550/ARXIV.2405.16611).
- **15** Armando Castañeda and Miguel Piña. Read/write fence-free work-stealing with multiplicity. *J. Parallel Distributed Comput.*, 186:104816, 2024. URL: [https://doi.org/10.1016/j.jpdc.](https://doi.org/10.1016/j.jpdc.2023.104816) [2023.104816](https://doi.org/10.1016/j.jpdc.2023.104816), [doi:10.1016/J.JPDC.2023.104816](https://doi.org/10.1016/J.JPDC.2023.104816).
- **16** Armando Castañeda, Sergio Rajsbaum, and Michel Raynal. Set-linearizable implementations from read/write operations: Sets, fetch &increment, stacks and queues with multiplicity. *Distributed Comput.*, 36(2):89–106, 2023. [doi:10.1007/s00446-022-00440-y](https://doi.org/10.1007/s00446-022-00440-y).
- **17** Edsger W. Dijkstra. EWD123: Cooperating Sequential Processes. Technical report, 1965. URL: <http://www.cs.utexas.edu/~EWD/transcriptions/EWD01xx/EWD123.html>.
- **18** Eli Gafni and Leslie Lamport. Disk paxos. *Distrib. Comput.*, 16(1):1–20, feb 2003.
- **19** Seth Gilbert and Nancy A. Lynch. Brewer's conjecture and the feasibility of consistent, available, partition-tolerant web services. *SIGACT News*, 33(2):51–59, 2002. [doi:10.1145/](https://doi.org/10.1145/564585.564601) [564585.564601](https://doi.org/10.1145/564585.564601).
- **20** Maurice Herlihy. Wait-free synchronization. *ACM Trans. Program. Lang. Syst.*, 13(1):124–149, 1991.

6:18 What Cannot Be Implemented on Weak Memory?

- **21** Maurice Herlihy, Victor Luchangco, and Mark Moir. Obstruction-free synchronization: Doubleended queues as an example. In *ICDCS*, pages 522–529, 2003.
- **22** Maurice Herlihy and Jeannette M. Wing. Linearizability: A correctness condition for concurrent objects. *ACM Trans. Program. Lang. Syst.*, 12(3):463–492, 1990. [doi:10.1145/78969.78972](https://doi.org/10.1145/78969.78972).
- **23** Intel. Intel® 64 and IA-32 architectures software developer's manual. *Volume 3B: system programming guide, Part*, 2(11):1–64, 2011.
- **24** Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. A promising semantics for relaxed-memory concurrency. In *POPL*, pages 175–189, New York, NY, USA, 2017. ACM. [doi:10.1145/3009837.3009850](https://doi.org/10.1145/3009837.3009850).
- **25** J. Y. Kawash. *Limitation and capabilities of weak memory consistency systems*. PhD thesis, University of Calgary, 2000. doi:10.11575/PRISM/19939.
- **26** Ori Lahav, Nick Giannarakis, and Viktor Vafeiadis. Taming release-acquire consistency. In *POPL*, pages 649–662, New York, NY, USA, 2016. ACM. URL: [http://doi.acm.org/10.](http://doi.acm.org/10.1145/2837614.2837643) [1145/2837614.2837643](http://doi.acm.org/10.1145/2837614.2837643), [doi:10.1145/2837614.2837643](https://doi.org/10.1145/2837614.2837643).
- **27** Ori Lahav and Roy Margalit. Robustness against release/acquire semantics. In *PLDI*, pages 126–141, New York, NY, USA, 2019. ACM. URL: [http://doi.acm.org/10.1145/3314221.](http://doi.acm.org/10.1145/3314221.3314604) [3314604](http://doi.acm.org/10.1145/3314221.3314604), [doi:10.1145/3314221.3314604](https://doi.org/10.1145/3314221.3314604).
- **28** Leslie Lamport. A new solution of Dijkstra's concurrent programming problem. *Commun. ACM*, 17(8):453–455, 1974.
- **29** Roy Margalit and Ori Lahav. Verifying observational robustness against a C11-style memory model. *Proc. ACM Program. Lang.*, 5(POPL), jan 2021. [doi:10.1145/3434285](https://doi.org/10.1145/3434285).
- **30** Adam Morrison and Yehuda Afek. Fence-free work stealing on bounded TSO processors. In *ASPLOS*, pages 413–426. ACM, 2014. [doi:10.1145/2541940.2541987](https://doi.org/10.1145/2541940.2541987).
- **31** Scott Owens, Susmit Sarkar, and Peter Sewell. A better x86 memory model: x86-TSO. In *TPHOLs*, pages 391–407, Berlin, Heidelberg, 2009. Springer. URL: [http://dx.doi.org/10.](http://dx.doi.org/10.1007/978-3-642-03359-9_27) [1007/978-3-642-03359-9_27](http://dx.doi.org/10.1007/978-3-642-03359-9_27), [doi:10.1007/978-3-642-03359-9_27](https://doi.org/10.1007/978-3-642-03359-9_27).
- **32** Azalea Raad, Marko Doko, Lovro Rožić, Ori Lahav, and Viktor Vafeiadis. On library correctness under weak memory consistency: Specifying and verifying concurrent libraries under declarative consistency models. *Proc. ACM Program. Lang.*, 3(POPL), January 2019. [doi:10.1145/3290381](https://doi.org/10.1145/3290381).
- **33** Michel Raynal. Distributed universal construcitons: a guided tour. *Bulleting of EATCS: Distributed Computing Column*, (121), 2011.
- **34** Arik Rinberg and Idit Keidar. Intermediate value linearizability: A quantitative correctness criterion. In *DISC*, volume 179 of *LIPIcs*, pages 2:1–2:17. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 2020. [doi:10.4230/LIPIcs.DISC.2020.2](https://doi.org/10.4230/LIPIcs.DISC.2020.2).
- **35** Abhishek Kr Singh and Ori Lahav. An operational approach to library abstraction under relaxed memory concurrency. *Proc. ACM Program. Lang.*, 7(POPL):1542–1572, 2023. [doi:](https://doi.org/10.1145/3571246) [10.1145/3571246](https://doi.org/10.1145/3571246).
- **36** SPARC International Inc. *The SPARC architecture manual (version 9)*. Prentice-Hall, 1994.

A Fence-optimal Max Register Under RA

The pseudocode of a linearizable wait-free implementation of MaxReg under RA is given in Algorithm [1.](#page-18-2) The function $collect(M)$ reads one by one, in an arbitrary order, the entries of *M*, and returns an array with the read values. The algorithm is fence-optimal. It uses one fence at the beginning and one fence at the end of every operation, thus matching the lower bounds of Thm. [5.5.](#page-12-0) The correctness proof appears in [\[14\]](#page-16-9).

Algorithm 1 MaxReg implementation in RA. Algorithm for proces *pi*.

```
Shared variables:
    int[n] M = [0, ... , 0]
1: procedure READ()
2: fence()
3: m \equiv \text{collect}(M)4: fence()
5: return max(m[])
                                           6: procedure \text{WRITE}(v)7: fence()
                                           8: m[] = collect(M)9: if max(m[]) < v then
                                          10: M[i] = v11: fence()
                                          12: return ack
```
B Mutual Exclusion

We use the merge theorem (Thm. [4.8\)](#page-10-0) for the case of non-weakly mergeable histories and the mergeability results for the memory models to establish minimum synchronization requirements for mutual exclusion. Our result for SCM reproves the corresponding lower bound of $[6]$.

Consider a (non-standard) lock object Lock with $ops(Lock) \triangleq \{acquire\}$ and rets(Lock) \triangleq {ack}. Its specification is given by

$$
spec(\mathsf{Lock}) \triangleq \{\varepsilon\} \cup \{(p:|\text{acquire}___\right) \mid p \in \mathsf{P}\}.
$$

The histories (*p*: $\left| \frac{\text{acquire}}{\text{ad}(p')}, \frac{\text{acquire}}{\text{ad}(p')} \right|$ where $p \neq p'$ are not weakly mergeable. Thus, by the merge theorem and properties SCM^w , TSO^w , and RA^w in Table [1,](#page-6-0) we have:

 \triangleright **Theorem B.1.** Let \mathcal{I} be a spec-available implementation of Lock that is consistent under *a memory model M. Then, there exist* $p \in P$ *and* $\pi \in \text{traces}(\mathcal{I}(\text{acquire}, p))$ *such that the following hold for* $\sigma = \pi |_{M}$:

(a) if $M = \text{SCM}$, *then* σ *either has an RMW event or is not RBW; and*

(b) if $M \in \{TSO, RA\}$, then σ *either has an RMW event or a fence.*

The proof of this theorem is identical to that of Thm. [5.10,](#page-13-2) which appears in [\[14\]](#page-16-9). Since the implementation of the entry section of a mutual exclusion algorithm can be used to implement acquire, we obtain that entry section of a solo-terminating mutual exclusion algorithm on SCM has to use a RAW pattern or an RMW; and on TSO or RA, it must use an RMW or a fence.

There exist many algorithms implementing starvation-free mutual exclusion under SCM, which use the RAW pattern to implement the entry section. As before, their counterparts under TSO can be obtained by adding a fence between every pair of consecutive write and read [\(§5.1\)](#page-11-3). For example, the transformation of Bakery algorithm [\[28\]](#page-17-6) only requires a single fence to separate a write-only block at the beginning of the entry section from the read-only

6:20 What Cannot Be Implemented on Weak Memory?

block right afterwards. The resulting implementation is therefore tight. Mutual exclusion under RA with an RMW or a fence has several verified implementations [\[27\]](#page-17-12).

C Lower and Upper Bounds for Snapshot and Counter

Lower bounds for snapshot. Consider a (single-writer) snapshot object Snapshot storing a vector of a length |P| over a set of values *W* (also represented as function in P \rightarrow *W*) with the initial vector of $\langle \bot, \ldots, \bot \rangle$. The operations are $\{\text{update}(w) \mid w \in V\} \cup \{\text{scan}\},\$ and its return values are {ack} ∪(P → *W*). The specification spec(Snapshot) consists of all complete sequential histories where each scan event returns v such that $v(p)$ is the value written by the last preceding update by process p , or \perp if no such update exists.

▶ **Proposition C.1.** *Let* $w, w' \in W$ *,* $p_1, p_2, p_3 \in \mathsf{P}$ *, and* $h_1, h_2 \in \mathsf{ComH}(\mathsf{Snapshot})$ *, such that* $w ≠ w'$, $i ≠ j$, proc-set $(h_1) \cap$ proc-set $(h_2) = ∅$ *, and the following hold:*

 $h_1 \sqsubseteq (p_1 \colon \overline{\text{update}(w)} \longrightarrow) \cdot (p_3 \colon \overline{\text{scan } v})$, where $v = \lambda p$. if $p = p_1$ then *w* else \bot ; and $h_2 \sqsubseteq (p_2 \colon \overline{\downarrow \text{update}(w')} \longrightarrow) \cdot (p_2 \colon \overline{\downarrow \text{scan } v'}), \text{ where } v' = \lambda p. \text{ if } p = p_2 \text{ then } w' \text{ else } \bot.$

Then, h_1 *and* h_2 *are not weakly mergeable in* spec(Snapshot) *after* ε *.*

Next, we use the merge theorem (instantiated for the case of non-weakly mergeable histories) together with Prop. [C.1](#page-19-1) and the mergeability results SCM^{ω} , TSO^{ω} , and RA^{ω} from Table [1](#page-6-0) to establish lower bounds on implementability of snapshot.

▶ **Theorem 5.11.** Let *I* be a spec-available implementation of Snapshot that is consistent *under a memory model M. Then, there exist* $p, p' \in P$, $\pi_1 \in \text{traces}(\mathcal{I}(\text{update}(w), p))$ for *some* $i \in \{1..m\}$ *and* $w \in W$ *, and* $\pi_2 \in \text{traces}(\mathcal{I}(\texttt{scan}, p'))$ *such that the following hold for* $\sigma_1 = \pi_1|_{\mathsf{M}}$ *and* $\sigma_2 = \pi_2|_{\mathsf{M}}$ *:*

- *(a) if* $M = \text{SCM}$, then $\sigma_1 \cdot \sigma_2$ either has an RMW or is not RBW;
- *(b) if* $M = TSO$, then $\sigma_1 \cdot \sigma_2$ *either has an RMW or is not LTF (i.e., has a fence in the middle); and*
- *(c) if* $M = \text{RA}$ *, then (i) either* σ_1 *or* σ_2 *has an RMW, or (ii) either* σ_1 *or* σ_2 *is not LTF.*

Proof. First, consider the case of $M \in \{SCM, TSO\}$. Let p_1, p_2 be distinct processes and consider the histories

 $h_1 = (p_1: \frac{p_1}{\text{update}(1)} \cup \cdots) \cdot (p_1: \frac{|\text{scan } v|}{\text{scalar } v})$ and $h_2 = (p_2: \frac{p_2}{\text{update}(1)} \cup \cdots) \cdot (p_2: \frac{|\text{scan } v'|}{\text{scan } v})$

where $v = \lambda p$ if $p = p_1$ then w else \perp and $v' = \lambda p$ if $p = p_2$ then w' else \perp . Then, by Prop. [C.1,](#page-19-1) h_1 and h_2 are not weakly mergeable in spec(Snapshot) after $h_0 = \varepsilon$. Clearly, we also have $h_1, h_2 \in \text{spec}(\text{Snapshot})$, and since $\mathcal I$ is spec-available, it is available w.r.t. both h_1 and h_2 .

Thus, by Thm. [4.8,](#page-10-0) there exist $\pi'_1, \pi'_2 \in \text{traces}(\mathcal{I})$ such that $h_1 = \pi'_1|_{\text{Snapshot}}$ and $h_2 =$ π'_2 |Snapshot, and $\sigma'_1 = \pi'_1|_M$ and $\sigma'_2 = \pi'_2|_M$ are not weakly mergeable in *M*. Observe that $\pi'_1 = \pi_1 \cdot \pi_2$ where $\pi_1 \in \text{traces}(\mathcal{I}(\text{update}(1), p_1))$ and $\pi_2 \in \text{traces}(\mathcal{I}(\text{scan}, p_1))$. Let $\sigma_1 = \pi_1|_{\mathsf{M}}$ and $\sigma_2 = \pi_2 |_{M}$. Then, $\sigma'_1 = \sigma_1 \cdot \sigma_2$. Thus, the required follows properties SCM^w and TSO^w in Table [1.](#page-6-0)

Next, we consider the case of $M = \text{RA}$. Let $p_1, p_2, p_3 \in \mathsf{P}$ be distinct processes, and consider the histories:

 $h_1 = \langle p_1:\texttt{inv}(\texttt{update}(1)),p_3:\texttt{inv}(\texttt{scan}),p_1:\texttt{res}(\texttt{ack}),p_3:\texttt{res}(v) \rangle$ and $h_2 = (p_2: \frac{|\text{update}(2)|}{\sqrt{p_2}}) \cdot (p_2: \frac{|\text{scan } v'|}{\sqrt{p_2}}),$

where $v = \lambda p$. **if** $p = p_1$ **then** w **else** \perp and $v' = \lambda p$. **if** $p = p_2$ **then** w' **else** \perp . Then, by Prop. [C.1,](#page-19-1) h_1 and h_2 are not weakly mergeable in spec(Snapshot) after $h_0 = \varepsilon$. Note that $h_2 \in \text{spec}(\text{Snapshot})$. Consider the following sequential history of spec(Snapshot):

 $h_{\mathsf{seq}}^1 = (p_1 \colon \vert \underline{\text{update}(1)} \quad \vert) \cdot (p_3 \colon \vert \underline{\text{scan}} \quad v \vert)$

By assumption, \mathcal{I} is available w.r.t. h_2 and h_{seq}^1 .

Then, by Thm. [4.8,](#page-10-0) there exist π_1 and π_2 such that:

- π_i |Snapshot = h_i for $i \in \{1, 2\}$.
- \blacksquare $\pi_i \in \text{traces}(\mathcal{I})$ for $i \in \{1, 2\}.$
- $\pi_i|_{\mathsf{M}} \in \mathsf{traces}(\text{SCM}) \text{ for } i \in \{1,2\}.$
- proc-set (π_i) = proc-set (h_i) for $i \in \{1, 2\}$.
- For every $\pi'_1 \in$ reorder_{sproc} (π_1) such that $\pi'_1|_M \in$ traces(SCM) and $\pi_1|_{\text{Snapshot}} = h_1$ and $\pi'_2 \in \text{reorder}_{\text{sproc}}(\pi_2)$ such that $\pi'_2|_M \in \text{traces}(\text{SCM})$ and $\pi_2|_{\text{Snapshot}} = h_2, \pi'_1|_M$ and $\pi'_2|_M$ are not weakly mergeable in RA.

Let π'_1 be the sequence obtained from π_1 by:

- moving $\langle p_1, \text{inv}(\text{update}(1)) \rangle$, $\langle p_3, \text{inv}(\text{scan}) \rangle$ and all leading fences to the beginning of the sequence; and
- moving $\langle p_1, \text{res}(\text{ack}) \rangle$, $\langle p_3, \text{res}(v) \rangle$ and all trailing fences to the end of the sequence.

In this rearrangement we keep the internal order among moved events as it is in π_1 . Then, $\pi'_1 \in \text{reorder}_{\text{sproc}}(\pi_1)$ and $\pi_1|_{\text{Snapshot}} = h_1$. Moreover, among memory events, we only moved fences which are no-ops under SCM. Thus, $\pi_1|_{\mathsf{M}} \in \mathsf{traces}(\text{SCM})$ implies $\pi'_1|_{\mathsf{M}} \in \mathsf{traces}(\text{SCM})$. By taking $\pi'_2 = \pi_2$, we obtain that $\pi'_1|_M$ and $\pi'_2|_M$ are not weakly mergeable in RA. Finally, by property RA^w in Table [1,](#page-6-0) we obtain that $\pi'_1|_M$ is not LTF, or it contains some RMW event. This implies that either $\pi'_1|_{M|p_1}$ or $\pi'_1|_{M|p_3}$ are not LTF or contain some RMW event. \blacktriangleleft

Lower bounds for counter. Consider a counter object Counter with the initial value of 0, and the increment (inc), decrement (dec), and read (read) operations. Then, we have:

▶ **Proposition C.2.** *Let* $p_1, p_2, p_3 \in \mathsf{P}$ *and* $h_1, h_2 \in \mathsf{ComH}(\mathsf{Counter})$ *such that* proc-set(h_1) ∩ proc-set(h_2) = \emptyset *and the following hold:*

 $h_1 \sqsubseteq (p_1 \colon \vert \frac{\text{inc}}{\text{mod}} \vert) \cdot (p_3 \colon \vert \frac{\text{read}}{\text{mod}} \vert)$ *; and* $h_2 \sqsubseteq (p_2 \colon \boxed{\mathtt{dec}} \longrightarrow) \cdot (p_2 \colon \boxed{\mathtt{read}} \quad -1)$

*Then, h*¹ *and h*² *are not weakly mergeable in* spec(Counter) *after ε.*

Then, the following can be obtained by instantiating the proof of Thm. [5.11](#page-14-0) to use Prop. [C.2.](#page-20-0)

▶ **Theorem C.3.** Let *I* be a spec-available implementation of Counter that is consistent under *a memory model M. Then, there exist* $p, p' \in P$ *,* $\pi_1 \in \text{traces}(\mathcal{I}(o, p))$ *where* $o \in \{\text{inc}, \text{dec}\}$ *and* $\pi_2 \in \text{traces}(\mathcal{I}(\text{read}, p'))$ *such that the following hold for* $\sigma_1 = \pi_1|_M$ *and* $\sigma_2 = \pi_2|_M$:

- *(a) if* $M = \text{SCM}$ *, then* $\sigma_1 \cdot \sigma_2$ *either has a RMW event or is not RBW; and*
- *(b) if* $M = TSO$, *then* $\sigma_1 \cdot \sigma_2$ *has either a RMW event or is non-LTF (i.e., has a fence in the middle).*
- *(c) if* $M = \text{RA}$ *, then (i) either* σ_1 *or* σ_2 *has an RMW, or (ii) either* σ_1 *or* σ_2 *is non-LTF.*

6:22 What Cannot Be Implemented on Weak Memory?

Upper bounds. There is a wait-free snapshot implementation [\[1\]](#page-16-13) that is linearizable under SCM, in which scan performs a sequence of reads, and update performs a sequence of reads followed by a write, Using the fence insertion strategy in [§5.1,](#page-11-3) a linearizable wait-free implementation of snapshot under TSO is obtained from such implementations by adding a single fence at the end of update.

▶ **Theorem C.4.** *For* $M \in \{SCM, TSO\}$ *, there exists a linearizable wait-free implementation of snapshot* Snapshot*^M under M such that:*

- (a) Snapshot_{SCM} *uses only a sequence of reads followed by a write to implement* update *and only reads to implement* scan*, and*
- *(b)* Snapshot $_{\text{TSO}}$ uses only a sequence of reads followed by a write and a fence at the end to *implement* update*, and only reads to implement* scan*.*

Observe that Thm. [C.4](#page-21-0) [\(a\)](#page-21-1) implies that any pair of consecutive update and scan is RBW, which is tight in the lower bound of Thm. 5.11 [\(a\).](#page-14-1) Likewise, Thm. [C.4](#page-21-0) [\(b\)](#page-21-2) is tight in the lower bound of Thm. [5.11](#page-14-0) [\(b\),](#page-14-2) which stipulates that a fence is needed somewhere within consecutively executed update and scan.

A linearizable wait-free counter can be implemented on top of a snapshot instance as follows: each process p_i stores its contribution to the current counter value in a local variable c_i initialized to 0. To increment (resp., decrement) the counter, p_i increments (resp., decrements) c_i , and then invokes $update(c_i)$ to share its contribution with other processes. To read the counter, a process calls scan and returns the sum of the values stored in the returned vector.

▶ **Theorem C.5.** For $M \in \{SCM, TSO\}$, there exists a linearizable wait-free implementation *of counter* Counter*^M under M such that:*

- (a) Counter_{SCM} uses only writes to implement inc and dec and only reads to implement read*, and*
- *(b)* Counter_{TSO} *uses only writes and a fence at the end to implement* inc *and* dec, *and only reads to implement* read*.*

As in the case of snapshot, the synchronization strategy stipulated by this result is optimal w.r.t. the lower bound of Thm. [C.3.](#page-20-1) The optimal implementations of snapshot and counter under RA are left for future work.