June 21 2024 PODC, Nantes, France

Tutorial

Weak memory models in programming language semantics



Ori Lahav

About me

https://www.cs.tau.ac.il/~orilahav/

- PhD from TAU in logic in CS
- Postdocs: formal verification (TAU) and weak memory concurrency (MPI-SWS)
- Now professor at TAU, main areas of research: programming languages theory, concurrency, verification
- ERC Starting Grant (hiring students/postdocs)







orilahav@tau.ac.il







Agenda

- Introduction 1.
- 2. The C/C++11 memory model
- 3. The out-of-thin-air problem & RC11
- 4.
- 5. Programmability guarantees: DRF theorems, library abstraction
- Verification (short survey of problems and results) 6.

Implementability of (R)C11: compiler optimizations and mapping to hardware



Parallelism is here



"The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software" / Herb Sutter (2005)





4

Concurrent programming is hard!

"If you can get away with it, avoid using threads. Threads can be difficult to use, and they make programs harder to debug."

(Java documentation, ~25 years ago)





Why?

- Requires a fundamentally different way of thinking
- Interference among threads
- Inevitable non-determinism
- Testing is ineffective
- Reproducing bugs and debugging is hard











Concurrent programming

shared memory



interaction by reading and writing shared objects in memory store/write load/read read-modify-write (e.g. CAS, FADD) lock & unlock

message passing



interaction by sending messages to each other through a communication channel





Concurrent programming

shared memory



interaction by reading and writing shared objects in memory store/write load/read read-modify-write (e.g. CAS, FADD) lock & unlock





Dekker's mutual exclusion

wants_to_enter[0] \leftarrow false, wants_to_enter[1] \leftarrow false, turn \leftarrow 0 // or 1

wants_to_enter[0] ← true while (wants_to_enter[1]) { if (turn ≠ 0) { wants_to_enter[0] ← false while (turn \neq 0) { // busy wait } wants_to_enter[0] ← true }} // critical section ... turn $\leftarrow 1$ wants_to_enter[0] ← false // remainder section



wants_to_enter[1] ← true while (wants_to_enter[0]) { if (turn ≠ 1) { wants_to_enter[1] ← false while (turn \neq 1) { // busy wait } wants_to_enter[1] \leftarrow true }} // critical section ... turn $\leftarrow 0$ wants_to_enter[1] ← false // remainder section



Example

initially

$$X := 1$$

$$a := Y$$

$$f := 1$$

$$b := X$$

$$a=0 \& b=1$$

$$Y := 1$$

$$\downarrow$$

$$b := X$$

$$\downarrow$$

$$X := 1$$

$$\downarrow$$

$$a := Y$$

$$a := Y$$

$$X := 1$$

$$\downarrow$$

$$Y := 1$$

$$\downarrow$$

$$b := X$$

$$\downarrow$$

$$a := Y$$

$$a = 1 \& b = 1$$





Demo



```
int main () {
    int cnt = 0;
    do {
       X = 0; Y = 0;
        thread first(thread1);
        thread second(thread2);
        first.join();
        second.join();
        cnt++;
    } while (a != 0 || b != 0);
   printf("%d\n",cnt);
    return 0;
```



How come airplanes don't crash?

- There are ways to demand strong semantics when we need it
- We often don't need strong semantics in its full power

Before programming/verification, we need semantics



@ MARK ANDERSON, WWW.ANDERTOONS.CO

"We're really more of a department."

11

Sequential consistency (SC)



...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program...

Lamport. 1979. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. IEEE Trans. Comput. <u>https://doi.org/10.1109/TC.1979.1675439</u>





The requirements needed to guarantee sequential consistency rule out some techniques which can be used to speed up individual sequential processors. For some applications, achieving sequential consistency may not be worth the price of slowing down the processors. In this case, one must be aware that conventional methods for designing multiprocess algorithms cannot be relied upon to produce correctly executing programs. Protocols for synchronizing the processors must be designed at the lowest level of the machine instruction code, and verifying their correctness becomes a monumental task.

Lamport. 1979. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. IEEE Trans. Comput. <u>https://doi.org/10.1109/TC.1979.1675439</u>



SC is unrealistic

- for better performance/scalability shared-memory implementations perform various optimizations:
 - local store buffers
 - out-of-order execution
 - hierarchies of caches
 - •
- Compilers further stir the pot by performing thread-local program optimizations
- These optimizations are:
 - unobservable in sequential programs
 - but can be observed by concurrent code!

14

Weak consistency in distributed systems

send(X = 1)get(Y) // 0

send(Y = 1)get(X) // 0



Email := "dear bob, ..." Sms := "check your email"













Weak memory models

- A formal interface between the user and the implementation:
 - What are the possible behaviors of a concurrent program?
 - More concretely, what values each read may return?
- A weak memory model (WMM) allows all outcomes allowed by SC and more



Hardware memory models

- Each architecture has its own WMM: x86-TSO, ARM, Power, RISC-V...
- Often: subtle differences
- None of them is SC

















ARMv8 ARM (2016)





17



x86-TSO

X := 1	Y := 1
a := Y // 0	b := X











X := 1

$$a := Y // 0$$
Y := 1
 $b := X$































































WMM = out-of-order execution?

C1 / C2	Store	Load	
Store	Ν	Υ	
Load	Ν	Ν	

C1 / C2	Store	Load	
Store	Υ	Υ	
Load	Υ	Υ	

possible reordering for *independent* accesses

L, Vafeiadis: Explaining Relaxed Memory Models with Program Transformations. FM 2016. <u>https://doi.org/</u> 10.1007/978-3-319-48989-6_29

X := 1 a := Y // 0 Y := 1 b := X // 0







$WMM \neq out-of-order execution$



- Because of the lwsync fences, no intra-process reorderings are possible
- The threads may still observe the writes in different orders

Sarkar, Sewell, Alglave, Maranget, Williams: Understanding POWER multiprocessors. PLDI 2011. <u>https://doi.org/</u> 10.1145/1993498.1993520







WIM = hardware models?







$$X := 1$$

 $Y := 1$

a := X b := Y // 1 c := a // 0



Read from untaken branch



Boehm, McKenney: A Relaxed Guide to memory_order_relaxed. 2020. <u>https://open-std.org/JTC1/SC22/WG21/docs/papers/2020/</u> <u>p2055r0.pd</u>f

Can this program end with c = 1?





Read from untaken branch



Boehm, McKenney: A Relaxed Guide to memory_order_relaxed. 2020. <u>https://open-std.org/JTC1/SC22/WG21/docs/papers/2020/</u> <u>p2055r0.pd</u>f

Can this program end with c = 1?





Read from untaken branch



Boehm, McKenney: A Relaxed Guide to memory_order_relaxed. 2020. <u>https://open-std.org/JTC1/SC22/WG21/docs/papers/2020/</u> <u>p2055r0.pd</u>f

Can this program end with c = 1?





Tricky combinations

• Repeated read elimination over a lock:

a := X lock(L) b := X

• Read hoisting (t is a fresh temporary):

if c then a := X



Allowing both is wrong!

• The combination of the two is unsafe:



- When **c** is false, **X** is moved out of the critical region!
- We have to forbid one of the transformations:
 - C forbids load hoisting
 - LLVM forbids repeated read elimination over a lock

Chakraborty, Vafeiadis: Validating optimizations of concurrent C/C++ programs. CGO 2016. <u>https://doi.org/10.1145/2854038.2854051</u>

t := X if c then a := t lock(L) b := X

t := X if c then a := t lock(L) b := t



AWMM for a PL we want to reason Psrc at this level! **Compiler optimizations** P¹tgt Pntgt Assembler Assembler $\mathbf{+}$ ╈ Pn_{x86} **P**ⁿARM P¹x86 P¹ARM P¹Power





AWMM for a PL we want to reason Psrc at this level! **Compiler optimizations** P¹tgt Pntgt Assembler Assembler Pⁿx86 **P**ⁿARM P¹x86 P¹ARM P¹Power . . .



	J	r	Υ	٦	6)	r	S)
)	Ķ)		e)	r	S	1
			r	\sim					
ر (ر (С.	t	Ü	r	e)S	

25

AWMM for a PL we want to reason Psrc at this level! **Compiler optimizations** Pntgt P¹tgt Assembler Assembler **P**ⁿARM P¹x86 P¹ARM P¹Power Pn_{x86} . . .

- C, C++
- Java
- OCaml
- JavaScript
- WebAssembly

- Linux kernel
- Rust
- LLVM
- •



	J	r	Υ	٦	6)	r	S)
)	Ķ)		e)	r	S	1
			r	\sim					
ر (ر (С.	t	Ü	r	e)S	

25
Solving the memory model problem will require an ambitious and cross-disciplinary research direction.

BY SARITA V. ADVE AND HANS-J. BOEHM

Memory Models: A Case for Rethinking Parallel Languages and Hardware

Commun. ACM 53, 8 (August 2010). https://doi.org/10.1145/1582716.1582718

The Problem of Programming Language **Concurrency Semantics**

Mark Batty, Kayvan Memarian, Kyndylan Nienhuis, Jean Pichon-Pharabod, and Peter Sewell

University of Cambridge

"Disturbingly, 40+ years after the first relaxed-memory hardware was introduced (the IBM 370/158MP), the field still does not have a credible proposal for the concurrency semantics of any general-purpose highlevel language that includes high performance shared-memory concurrency primitives. This is a *major open problem* for programming language semantics."

ESOP 2015. https://doi.org/10.1007/978-3-662-46669-8_12







Embracing weak consistency

- Not only a threat, but also an opportunity:
 - More scalable algorithms
 - Many (most?) concurrent idioms/algorithms do not need SC
 - Better understanding of our algorithms
 - Better understanding of concurrency
 - Local reasoning and more scalable verification

• Open research problems!

















The C11 memory model



The C/C++11 memory model

- In C/C++11 threads were made a part of the language specification
- A careful and sophisticated declarative weak memory model was published:
 - a result of several years of effort (starting around 2004)
 - building on the experience with the Java memory model
- Main design principles:
 - Tell non-expert programmers to avoid data races and provide strong semantics for them
 - Leave the semantics of data races completely undefined ("catch-fire")
 - This way we can allow more flexible implementations and simpler model
 - Give experts a way to write very carefully crafted, but portable, synchronization code that approaches the performance of assembly code





Some resources

- For language lawyers:
 - http://www.open-std.org/jtc1/sc22/wg14/www/docs/n1548.pdf
- A popularized history:
 - Boehm, Adve: You Don't Know Jack about Shared Variables or Memory Models. Commun. ACM 55.2 (Feb. 2012). <u>https://doi.org/10.1145/2076450.2076465</u>
- Formal treatment:
 - Batty, Owens, Sarkar, Sewell, Weber: Mathematizing C++ Concurrency. POPL 2011. <u>http://doi.acm.org/</u> 10.1145/1926385.1926394
 - L, Vafeiadis, Kang, Hur, Dreyer: Repairing Sequential Consistency in C/C++11. PLDI 2017. <u>https://doi.org/</u> 10.1145/3140587.3062352







1?		
CPU Core	(register x	s)
	х	L1 cache
	х	L2 cache
х		L3 cache
<=0	М	ain memory
		Mentor
		1:14:22





Why focus on C11?

- The world is programmed in C/C++.
- C11 is a prototype PL memory model: a solid starting point for other languages: LLVM, Java 9, WebAssembly, Rust, JavaScript...
- Architecture vendors aim to efficiently implement C11
- One of the most well-studied weak memory models: correctness, programmability guarantees, algorithms, verification,...



Main ingredients

- Non-atomic memory accesses (reads/writes):
 - ordinary accesses for data manipulations
 - the majority of accesses in a typical program
 - insensitive to access granularity
- Locks
 - used to avoid data-races

expert mode

- Atomic memory accesses (reads/writes/RMWs)
 - used for synchronization
- Fences for fine-tuned synchronization patterns

non-expert mode







Syntax examples (atomics)

- In C:
 - annotate the type, and then all accesses default to SC memory order:

• Annotate an access:

• CAS in C++:

Atomic(Node *) top;

t = atomic_load_explicit(top, memory_order_acquire);

atomic_compare_exchange_weak_explicit(&head, &new_node->next, new_node, memory_order_release, memory_order_relaxed);



Examples with non-atomics and locks



lock(L)
a := X // 2
unlock(L)

a := X // 1 if a = 1 then Y := 1 b := Y // 1
if b = 1 then
X := 1

Which of these programs are race-free? How are data races defined?

What are the guarantees for race-free programs?

X := 1 lock(L) Y := 1 unlock(L)

```
lock(L)
a := Y // 1
unlock(L)
if (a = 1) then
b := X // 0
```



The full model..



Figure 2. Semantics of closed program expressions.	
e x. hb(x,x)	(IrreflexiveHB)
$orall \ell$. totalorder $(\{a \in \mathcal{A} \mid iswrite_\ell(a)\}, mo) \land hb_\ell \subseteq mo$	(ConsistentMO)
$totalorder(\{a \in \mathcal{A} \mid isSeqCst(a)\}, sc) \land hb_{SeqCst} \subseteq sc \land mo_{SeqCst} \subseteq sc$	(ConsistentSC)
$\forall b. \ rf(b) \neq \bot \iff \exists \ell, a. \ iswrite_{\ell}(a) \land isread_{\ell}(b) \land hb(a, b)$	(ConsistentRFdom)
$\forall a, b. \ rf(b) = a \implies \exists \ell, v. \ iswrite_{\ell, v}(a) \land isread_{\ell, v}(b) \land \neghb(b, a)$	(Consistent RF)
$\forall a, b. \ rf(b) = a \land (mode(a) = \mathrm{na} \lor mode(b) = \mathrm{na}) \implies hb(a, b)$	(ConsistentRFna)
$\forall a, b. \ rf(b) = a \land isSeqCst(b) \implies isc(a, b) \lor \neg isSeqCst(a) \land (\forall x. \ isc(x, b) \Rightarrow \neg hb(a, x))$	(RestrSCReads)
$\nexists a, b. \ hb(a, b) \land mo(rf(b), rf(a)) \land locs(a) = locs(b)$	(CoherentRR)
$\nexists a, b. \ hb(a, b) \land mo(rf(b), a) \land iswrite(a) \land locs(a) = locs(b)$	(CoherentWR)
$\nexists a, b. \ hb(a, b) \land mo(b, rf(a)) \land iswrite(b) \land locs(a) = locs(b)$	(CoherentRW)
$\forall a. \text{ isrmw}(a) \land rf(a) \neq \bot \implies mo(rf(a), a) \land \nexists c. mo(rf(a), c) \land mo(c, a)$	(AtomicRMW)
$\forall a, b, \ell. \ lab(a) = lab(b) = A(\ell) \implies a = b$	(ConsistentAlloc)
where $iswrite_{\ell,v}(a) \stackrel{\text{def}}{=} \exists X, v_{\text{old}}. lab(a) \in \{ W_X(\ell, v), \mathrm{RMW}_X(\ell, v_{\text{old}}, v) \}$ $iswrite_\ell(a) \stackrel{\text{def}}{=} \exists v. iswr_\ell(a) \stackrel{\text{def}}{=} \exists v. iswr$	$ite_{\ell,v}(a)$
$isread_{\ell,v}(a) \stackrel{\text{def}}{=} \exists X, v_{\text{new}}. lab(a) \in \{R_X(\ell, v), RMW_X(\ell, v, v_{\text{new}})\}$ etc.	
$rsElem(a,b) \stackrel{\mathrm{def}}{=} sameThread(a,b) \lor isrmw(b)$	
$rseq(a) \stackrel{\mathrm{def}}{=} \{a\} \cup \{b \mid rsElem(a,b) \land mo(a,b) \land (\forall c. \ mo(a,c) \land mo(c,b) \Rightarrow rsElem(a,c))$	}
$sw \stackrel{\mathrm{def}}{=} \{(a,b) \mid mode(a) \in \{\mathrm{rel}, \mathrm{rel_acq}, \mathrm{sc}\} \land mode(b) \in \{\mathrm{acq}, \mathrm{rel_acq}, \mathrm{sc}\} \land rf(b) \in \{\mathrm{rel}, \mathrm{rel_acq}, \mathrm{sc}\} \land red_acq, \mathrm{sc}\} \land red_acq, sc\} $	$\in rseq(a)\}$
$hb \stackrel{\mathrm{def}}{=} (sb \cup sw)^+$	
$hb_\ell \stackrel{\mathrm{def}}{=} \{(a,b) \in hb \mid iswrite_\ell(a) \land iswrite_\ell(b)\}$	
$X_{SeqCst} \stackrel{\mathrm{def}}{=} \{(a,b) \in X \mid isSeqCst(a) \land isSeqCst(b)\}$	
$isc(a,b) \stackrel{\text{def}}{=} iswrite_{locs(b)}(a) \wedge sc(a,b) \wedge \nexists c. \ sc(a,c) \wedge sc(c,b) \wedge iswrite_{locs(b)}(c)$	
Figure 3 Aviants satisfied by consistent C11 executions Consistent(A lab ch rf m	

Figure 3. Axioms satisfied by consistent C11 executions, Consistent(A, lab, sb, rf, mo, sc).

$\begin{array}{c} c: \mathrm{W}(\ell, 1) \xrightarrow[rf]{} a: \mathrm{R}(\ell, 1) \\ & \uparrow^{mo} & hb_{\forall} \end{array}$	$c: W(\ell, 2) \xrightarrow[mo]{mo} a: W(\ell, 1)$	$c: \mathbf{W}(\ell, 1) \xrightarrow[]{rf} a: \mathbf{R}(\ell, 1)$	$a \xrightarrow{rf} b$	means	a = rf(b) $mo(a, b)$
$d: W(\ell, 2) \xrightarrow[rf]{} b: R(\ell, 2)$ violates CoherentRR	$b: \mathrm{R}(\ell,2)$ violates CoherentWR	$b: \mathrm{W}(\ell,2)$ violates CoherentRW	$a \xrightarrow{hb} b$	means	hb(a,b)

Figure 4. Sample executions violating coherency conditions (Batty et al. 2011).

(reads-before)		$\stackrel{{}_{\scriptstyle \perp}}{=} \texttt{rf}^{-1}; \texttt{mo}$	rb ≜
ed coherence order)	+ (extende	$\stackrel{\texttt{a}}{=} (\texttt{rf} \cup \texttt{mo} \cup \texttt{rb})^+$	<mark>eco</mark> ≙
(release sequence)	$[1x]; (rf; rmw)^*$	$\stackrel{\texttt{d}}{=} [\texttt{W}]; \texttt{sb} ^?_{\texttt{loc}}; [\texttt{W}^{\exists\texttt{rlx}}]$	rs ≜
(synchronizes with)) [?] ; rs ; rf ; [F]) [?] ;[E ^{⊒acq}]	$\stackrel{\triangleq}{=} \begin{bmatrix} \mathbf{E}^{\exists \mathtt{rel}} \end{bmatrix}; ([\mathtt{F}]; \mathtt{sb})^?; \\ [\mathtt{R}^{\exists \mathtt{rlx}}]; (\mathtt{sb}; [\mathtt{F}])$	sw ≜
(happens-before)		$\stackrel{ riangle}{=} (\mathtt{sb} \cup \mathtt{sw})^+$	hb ≜

$$\begin{split} sb|_{\neq loc} &\triangleq sb \setminus sb|_{loc} \\ scb &\triangleq sb \cup sb|_{\neq loc}; hb; sb|_{\neq loc} \cup hb|_{loc} \cup mo \cup rb \\ psc_{base} &\triangleq ([E^{sc}] \cup [F^{sc}]; hb^?); scb; ([E^{sc}] \cup hb^?; [F^{sc}]) \\ psc_{F} &\triangleq [F^{sc}]; (hb \cup hb; eco; hb); [F^{sc}] \\ psc &\triangleq psc_{base} \cup psc_{F} \end{split}$$

Definition 1. An execution G is called RC11-consistent if it is complete and the following hold:

• hb; eco? is irreflexive.	(COHERENCE)
• $\texttt{rmw} \cap (\texttt{rb}; \texttt{mo}) = \emptyset.$	(ATOMICITY)
• psc is acyclic.	(SC)
• $sb \cup rf$ is acyclic.	(NO-THIN-AIR)



Declarative memory models

• Possible program *behaviors* are represented by directed graphs

- The model defines:
 - consistent execution graphs
 - racy execution graphs



program-order *po* ··· reads-from *rf* lock order *lo*







Execution graphs

events: reads, writes, RMWs, lock/unlock, fences



• There is a standard translation:

program \mapsto set of candidate execution graphs

- Read values are not constrained at this stage
- Except for *po*, relations are existentially quantified



Well-formedness

- Program order *po*: partial order, per-thread total, initialization before everything
- reads-from rf: from a writing event to a reading event, value and location should match, every read reads from some write, an RMW cannot read from itself
- lock order *lo*: among lock and unlock events of the same lock, partial order, per-lock total, properly interleaved





Happens-before

• The most central derived relation:

Intuitively represents "knowledge", "synchronization", "causality"







Execution-graph consistency assuming only non-atomics & locks

The following patterns should never occur:



hb should be irreflexive







$$X := 1$$

lock(L)
$$Y := 1$$

unlock(L)
$$W \times 0 \qquad W y 0$$

$$W \times 1 \qquad Lock(L)$$

$$Unlock(L) \qquad W \times 1$$

$$Unlock(L) \qquad W \times 1$$

$$Unlock(L) \qquad Unlock(L)$$

inconsistent

inconsistent



consistent





Data-races



- Two events are conflicting:
 - access the same location
 - at least one is a write

- A data-race = two conflicting events:
 - at least one is non-atomic
 - unordered by *hb*

racy



not racy



Allowed behaviors

A behavior of a program is *allowed* if one of the following holds:

- It is obtained by some consistent execution graph of the program
- Some consistent execution graph of the program has a data race

- Side note: What is a behavior?
 - Often taken to be the final values of the local variables
 - But, there are other options...



catch-fire





Example

X := 1
lock(L)
Y := 1
unlock(L)

behavior a=1 & b=0 disallowed



inconsistent

inconsistent

+ no consistent graph of this program is racy



Atomic accesses

- All atomics guarantee coherence
 - from the last write
- Release/Acquire enforce synchronization
 - via another case in the definition of *hb*
- SC accesses ensure a global total order among them



relaxed \square release/acquire \square sc

• accesses to each location are in a total order (that extends *hb*) where each read reads



Coherence guarantees for atomics aka SC-per-location

For every location X, there exists a relation $S_{\rm X}$ such that:

- $S_{\rm X}$ is a total order on all accesses to X
- $S_{\rm X}$ contains hb when restricted to accesses to X
- rf relates every read r from X to the S_X -maximal write that is S_X -before r





Example: Coherence





coherence forbids this behavior

 \rightarrow program-order *po* ···→ reads-from *rf*





Example: IRIW (independent-reads-independent-writes)





coherence allows this behavior







Alternative formulation of coherence

- - $mo = U_X mo_X$ where each mo_X is a total order on all writes to X
- forbid the following six patterns:





• This is equivalent to the previous formulation with a total order on all accesses to X

• include modification order (aka coherence order) in execution graphs: $G = \langle E, po, rf, lo, mo, \dots \rangle$



49

A more concise formulation

• Reads-before (aka from-read) relation:



Coherence:

• Compare to a standard declarative formulation of SC: $acyclic(po \cup rf \cup mo \cup rb)$

W x mo W x Rx rb

$\int U rf \cup mo \cup rb$



Another concise formulation

• Extended coherence relation:

• Coherence:

• Compare to another standard declarative formulation of SC: $acyclic(eco \cup hb)$

• There is also an alternative equivalent definition that avoids *mo* altogether:

L, Vafeiadis: Owicki-Gries Reasoning for Weak Memory Models. ICALP 2015. http://plv.mpi-sws.org/ogra/full-paper.pdf (appendix B)

 $eco = (rf \cup mo \cup rb)^+ = rf \cup mo \cup rb \cup (mo; rf) \cup (rb; rf)$

eco; *hb*? is irreflexive



Synchronization via atomic accesses

- Release/Acquire (and SC) accesses form "synchronization edges":

- The full definition of sw is more involved, allowing more synchronization patterns:
 - using relaxed accesses + release/acquire fences
 - using "release sequences" (definition was changed in C++20)

Fast

Weak

relaxed \Box release/acquire \Box sc



 $sw = rf \cap (W^{\exists rel} \times R^{\exists acq})$

 $hb = (po \cup lo \cup sw \cup ...)^+$





1	int Y = 0 int X = 0
Y := 42 X := 1	a := X if (a=1) then b := Y







1	int Y = 0 int X = 0
Y := 42 X := 1	a := X if (a=1) then b := Y







1	int Y = 0 int X = 0
Y := 42 X := 1	a := X if (a=1) then b := Y







1	int Y = 0 int X = 0
Y := 42 X := 1	a := X if (a=1) then b := Y







SC accesses

- SC accesses can be used to provide sequentially consistent semantics when needed
- the last write
- The precise semantics is much more complicated



• Roughly, there should exist a total order sc on all SC accesses in which every read reads from

psc is acyclic. $|sb|_{\neq loc} \triangleq sb \setminus sb|_{loc}$ $scb \triangleq sb \cup sb|_{\neq loc}; hb; sb|_{\neq loc} \cup hb|_{loc} \cup mo \cup rb$ $psc_{base} \triangleq ([E^{sc}] \cup [F^{sc}]; hb^?); scb; ([E^{sc}] \cup hb^?; [F^{sc}])$ $psc_F \triangleq [F^{sc}]; (hb \cup hb; eco; hb); [F^{sc}]$ $psc \triangleq psc_{base} \cup psc_{F}$

• It has been a rich source of bugs in the model, and it is currently under another revision...





Example: SB (store buffer)

X := 1 sc a := Y sc // 0

Y := 1 scb := X sc // 0

- Allowed with release/acquire atomic accesses
- Disallowed when all 4 accesses are **sc**







Example: IRIW (independent-reads-independent-writes)



- Allowed with release/acquire atomic accesses
- Disallowed when all 6 accesses are sc









Fixing SC accesses in C11



- In the original C11 model this behavior was disallowed (the order sc had to agree with hb)
- But it is allowed on POWER multicores after compilation mapping!
- The C/C++11 was weakened in order to solve this problem L, Vafeiadis, Kang, Hur, Dreyer: Repairing Sequential Consistency in C/C++11. PLDI 2017. https://doi.org/10.1145/3140587.3062352





SC fences

atomic_thread_fence(memory_order_seq_cst)

- SC-fences provide another way to enforce SC semantics when needed
- graph that is a part of *hb*:

• Consistency essentially requires that there exists a total order $SC_{\rm F}$ on all SC fences in the

$hb = (po \cup lo \cup sw \cup sc_F)^+$


SC fences

• Weak behaviors can be forbidden by placing SC-fences:

X := 1 rlxSC-fence a := Y rlx //

a := X rlx // X := 1 rlx SC-fence b := Y rlx //

- SC-fences are often preferred by expert developers, making SC accesses rather useless...
- unused location

0	Y := 1 rlx SC-fence b := X rlx // 0	
1 0	<pre>c := Y rlx // 1 SC-fence d := X rlx // 0</pre>	Y := 1 rlx

• SC-fences can be encoded as release/acquire RMWs (e.g., FADD(F,0)) to a distinguished, otherwise



Recap: The C11 memory model

- Catch-fire: races on non-atomics \implies undefined behavior
- Relaxed atomics for racy (but non-synchronizing) accesses
- Atomics ensure coherence
- Locks and release/acquire atomics for synchronization
- SC atomics / fences for ensuring a global total order







The out-of-thin-air problem & RC11



The out-of-thin-air problem

- The model presented so far is too weak.
- Values might appear "out-of-thin-air"!
- For the same reason, the DRF guarantee is broken (we will discuss later).

```
std::atomic<int> x = 0;
std::atomic<int> y = 0;
// Thread 1
int r1 = y.load(std::memory_order_relaxed); // A
x.store(r1, std::memory_order_relaxed); // B
// Thread 2
int r2 = x.load(std::memory_order_relaxed); // C
y.store(r2, std::memory_order_relaxed); // D
```



Example: LB (load buffer)

- C11 allows this behavior, for a good reason:
 - We want to compile relaxed accesses to plain machine accesses
 - Hardware models (POWER / ARM) allow it







Example: LB (load buffer)

- But, it means that it also allows the above behavior
- The two behaviors are represented by the same execution graph!
- The value 1 appears "out-of-thin-air"

.x // 1 X









• Hardware models forbid: $(dep \cup rf)$ cycles

--- dependency *dep*



The hardware solution

- Hardware execution graph maintain *dependency relation* among events
- Devising a good "semantic" notion of dependency is an open challenge

a := X // 1
Y := 1 + a - a
$$X := 1 + b - b$$

• This is **not** a viable option for a PL since compilers may remove syntactic dependencies







The out-of-thin-air problem

• The C++14 standard states:

depend on their own computation."

• But doesn't give a sufficiently formal definition...

Batty, Memarian, Nienhuis, Pichon-Pharabod, Sewell: The Problem of Programming Language Concurrency Semantics. ESOP 2015. <u>https://doi.org/</u> 10.1007/978-3-662-46669-8_12

"Implementations should ensure that no "out-of-thin-air" values are computed that circularly

"Disturbingly, 40+ years after the first relaxed-memory hardware was introduced (the IBM 370/158MP), the field still does not have a credible proposal for the concurrency semantics of any general-purpose high-level language that includes high performance shared-memory concurrency primitives. This is a major open problem for programming language semantics."





RC11: a conservative approach

- Disallow (po U rf) cycles altogether.
 - Implementation cost: forbid RW-reodering for relaxed accesses
 - Importantly, reodering of non-atomic accesses is still sound!
 - Different strategies and their performance implications were investigated: Ou, Demsky: Towards understanding the costs of avoiding out-of-thin-air results. OOPSLA 2018. <u>https://doi.org/</u> 10.1145/3276506
- The obtained model is called **RC11** ("repaired C11").

Boehm, Demsky: Outlawing ghosts: avoiding out-of-thin-air results. MSPC 2014. https://doi.org/10.1145/2618128.2618134

L, Vafeiadis, Kang, Hur, Dreyer: Repairing Sequential Consistency in C/C++11. PLDI 2017. https://doi.org/10.1145/3140587.3062352







Alternative proposals

- Solving the out-of-thin-air problem without changing the compilation schemes requires a major revision of the standard
- We cannot have a per-execution definition: validity of one execution depends on what happens in other executions
- Some prominent proposals:
 - Chakraborty, Vafeiadis. Grounding thin-air reads with event structures. POPL 2019. https://doi.org/10.1145/3290383
 - Jeffrey, Riely, Batty, Cooksey, Kaysin, Podkopaev. The leaky semicolon: compositional semantic dependencies for relaxedmemory concurrency. POPL 2022. <u>https://doi.org/10.1145/3498716</u>
 - Kang, Hur, L, Vafeiadis, Dreyer. A promising semantics for relaxed-memory concurrency. POPL 2017. <u>https://doi.org/</u> <u>10.1145/3009837.3009850</u>



RC11

• In the rest of this presentation, we mostly assume RC11: $(po \cup rf)$ is acyclic

- This model has been extensively studied in recent years:
 - acyclicity of $(po \cup rf)$ allows adaptations of existing techniques
 - memory system

• we think about the system executing the program "in-order" on top of a non-standard



- State is the execution graph produced so far
- Non-deterministic choice where to read from (and where to place writes in the modification order)
- Consistency is checked at every step
- This memory system is synchronized with an "inorder" program semantics



- State is the execution graph produced so far
- Non-deterministic choice where to read from (and where to place writes in the modification order)
- Consistency is checked at every step
- This memory system is synchronized with an "inorder" program semantics



initial state





- State is the execution graph produced so far
- Non-deterministic choice where to read from (and where to place writes in the modification order)
- Consistency is checked at every step
- This memory system is synchronized with an "inorder" program semantics



Χ



- State is the execution graph produced so far
- Non-deterministic choice where to read from (and where to place writes in the modification order)
- Consistency is checked at every step
- This memory system is synchronized with an "inorder" program semantics





- State is the execution graph produced so far
- Non-deterministic choice where to read from (and where to place writes in the modification order)
- Consistency is checked at every step
- This memory system is synchronized with an "inorder" program semantics





- State is the execution graph produced so far
- Non-deterministic choice where to read from (and where to place writes in the modification order)
- Consistency is checked at every step
- This memory system is synchronized with an "inorder" program semantics





- Observation:
 - we don't need the full execution graph in the state
 - we only need the part that can affect consistency of later accesses
- This leads to more compact presentations (somewhat similar to distributed implementations)
- Note: The state space remains infinite (for program with loops)
 - important implications for algorithmic verification

• Next, we demonstrate this idea for the **RA fragment**







The RA memory model

- An well-studied fragment of C11 is RA (intricate but not overwhelmingly detailed)
- Ensures causal consistency & coherence
- Supports "flag-based synchronization"

- Allows WR-reordering
- Threads can disagree about the order of writes: non-multi-copy-atomic
- Locks can be implemented using RMWs
- SC-fences can be encoded as RMWs to a distinguished otherwise unused location



73

Declarative RA

- When restricting RC11 to only release/acquire accesses:
 - $hb = (po \cup rf)^+$
 - Four disallowed patterns:



• Concise formulation: $acyclic(hb|_{same-location} \cup mo \cup rb)$





Operational formulation A view-based semantics

- Memory: Timeline per location (represents *mo*)
- Populated with immutable messages holding values
- Each view points to msgs on each timeline
- Threads have views cannot read from "the past"
- Msgs have views for enforcing causal propagation
- Simulates the graph-based operational semantics

Kang, Hur, L, Vafeiadis, Dreyer: A promising semantics for relaxed-memory concurrency. POPL 2017. <u>https://doi.org/</u> 10.1145/3009837.3009850



- Dvir, Kammar, L: A Denotational Approach to Release/Acquire Concurrency. ESOP 2024. https://doi.org/10.1007/978-3-031-57267-8_5 75

Operational formulation A view-based semantics

- Memory: Timeline per location (represents *mo*)
- Populated with immutable messages holding values
- Each view points to msgs on each timeline
- Threads have views cannot read from "the past"
- Msgs have views for enforcing causal propagation
- Simulates the graph-based operational semantics

Kang, Hur, L, Vafeiadis, Dreyer: A promising semantics for relaxed-memory concurrency. POPL 2017. <u>https://doi.org/</u> 10.1145/3009837.3009850



- Dvir, Kammar, L: A Denotational Approach to Release/Acquire Concurrency. ESOP 2024. https://doi.org/10.1007/978-3-031-57267-8_5 75





































Implementability of (R)C11





programmers

compilers

multicore architectures



GCC x86



programmers

compilers

multicore architectures



Compiler optimizations

• A formal analysis of soundness of optimizations in C11:

Vafeiadis, Balabonski, Chakraborty, Morisset, Zappa Nardelli: Common Compiler Optimisations are Invalid in the C11 Memory Model and what we can do about it. POPL 2015. <u>https://doi.org/10.1145/2676726.2676995</u>

• In RC11:

L, Vafeiadis, Kang, Hur, Dreyer: Repairing Sequential Consistency in C/C++11. PLDI 2017. <u>https://doi.org/</u> 10.1145/3140587.3062352

- A lot of focus on optimizations on atomics (eliminations and reorderings)
- Current compilers mostly optimize non-atomics



Transformation soundness

• Standard notion of soundness of local program transformations:

 $C_{src} \rightsquigarrow C_{tgt}$ if **Behaviors**($P[C_{tgt}]) \subseteq \text{Behaviors}(P[C_{src}])$ for every program context P

- For catch-fire semantics (as (R)C11), it implies:

• if C_{src} is not racy, then C_{tgt} is not racy (the compiler must not introduce races)

• if C_{src} is racy, then $C_{src} \rightsquigarrow C_{tgt}$ is sound for every C_{tgt} (the compiler may exploit races)



Allowed eliminations in RC11

 $\mathbb{R}^{o}; \mathbb{R}^{o} \longrightarrow \mathbb{R}^{o}$ $\mathbb{W}^{sc}; \mathbb{R}^{sc} \longrightarrow \mathbb{W}^{sc}$

together with access strengthening RC11 allows, e.g.:

- WW \rightarrow W: X := 1 rel ; X := 2 rlx \rightarrow X := 2 rel
- Rr \rightarrow R: a := X acq ; b := X rlx \rightarrow a := X acq ; b := a
- WR \rightsquigarrow W: X := 1 rlx ; a := X acq \rightsquigarrow X := 1 rlx ; a := 1
 - X := 1 rlx ; a := X sc \rightarrow X := 1 sc ; a := 1

 $\begin{array}{cccc} \mathbb{W}^{o}; \mathbb{W}^{o} & & & & \mathbb{W}^{o} \\ \mathbb{W}^{o}; \mathbb{R}^{\texttt{acq}} & & & & \mathbb{W}^{o} \end{array}$



Allowed read-write reordering in RC11 thanks to "catch-fire" X ; Y 🔸 Y ; X

Y X	$\mathtt{R}_y^{o_2}$	
$\mathtt{R}_x^{o_1}$	$o_1 \sqsubseteq \texttt{rlx}$	o_1, a
$\mathtt{W}_x^{o_1}$	$o_1 \neq \mathtt{sc} \lor o_2 \neq \mathtt{sc}$	

e.g.,

$$rac{\mathbb{W}_y^{o_2}}{o_2 \sqsubseteq \mathtt{rlx} \land (o_1 = \mathtt{na} \lor o_2 = \mathtt{na})} \ o_2 \sqsubseteq \mathtt{rlx}$$

"roach motel"





Optimizing non-atomics

Thanks to catch-fire, non-atomics can be generally optimized as sequential code

lock(L)	lock(L)
a := X	b := Y
Y := 1	X := b
unlock(L)	unlock(L)






Thanks to catch-fire, non-atomics can be generally optimized as sequential code



well-locked $(1), (2) \rightarrow (3), (4) \rightarrow (1), (2)$



Thanks to catch-fire, non-atomics can be generally optimized as sequential code



well-locked $(1), (2) \rightarrow (3), (4) \rightarrow (1), (2)$

































- But, irrelevant load introduction is unsound in catch-fire semantics!
- This is something compilers actually perform :(



- But, irrelevant load introduction is unsound in catch-fire semantics!
- This is something compilers actually perform :(

```
unsigned x, sum = 0;
foo(n, &x);
for (unsigned i = 0; i < n; i++)
  Sum += x;
```



- But, irrelevant load introduction is unsound in catch-fire semantics!
- This is something compilers actually perform :(

```
unsigned x, sum = 0;
foo(n, &x);
for (unsigned i = 0; i < n; i++)
  Sum += x;
```



unsigned x, sum = 0; foo(n, &x);

sum = x * n;



- But, irrelevant load introduction is unsound in catch-fire semantics!
- This is something compilers actually perform :(



unsigned x, sum = 0; foo(n, &x); for (unsigned i = 0; i < n; i++) Sum += x;



unsigned x, sum = 0; foo(n, &x);

sum = x * n;



- But, irrelevant load introduction is unsound in catch-fire semantics!
- This is something compilers actually perform :(



unsigned x, sum = 0; foo(n, &x); for (unsigned i = 0; i < n; i++) Sum += x;







- But, irrelevant load introduction is unsound in catch-fire semantics!







- But, irrelevant load introduction is unsound in catch-fire semantics!







Undefined value as a solution?

• Execute "in-order" and read "undefined value" for every race

$$a := X$$

$$Y := 1$$

$$b := Y$$

$$X := b$$

$$a = b = 1$$
 disallowed



V·- 1	b •− V
т. – т	$\mathbf{U} \cdot \mathbf{-} \mathbf{I}$
a := X	X := b
a = b = 2	1 allowed



Undefined value as a solution?

• Execute "in-order" and read "undefined value" for every race

a := X
Y := 1

$$a = b = 1$$
 disallowed

RW reordering is unsound in this model





Lee, Cho, Margalit, Hur, L: Putting Weak Memory in Order via a Promising Intermediate Representation. PLDI 2023. <u>https://doi.org/</u> 10.1145/3591297





Lee, Cho, Margalit, Hur, L: Putting Weak Memory in Order via a Promising Intermediate Representation. PLDI 2023. <u>https://doi.org/</u> 10.1145/3591297

source (C/C++) model: in-order

IU

compiler IR model: out-of-order





Lee, Cho, Margalit, Hur, L: Putting Weak Memory in Order via a Promising Intermediate Representation. PLDI 2023. <u>https://doi.org/</u> 10.1145/3591297







Lee, Cho, Margalit, Hur, L: Putting Weak Memory in Order via a Promising Intermediate Representation. PLDI 2023. <u>https://doi.org/</u> 10.1145/3591297







Lee, Cho, Margalit, Hur, L: Putting Weak Memory in Order via a Promising Intermediate Representation. PLDI 2023. <u>https://doi.org/</u> 10.1145/3591297



• In-order source model

Undefined behavior on WW & WR racesBased on RC11





Lee, Cho, Margalit, Hur, L: Putting Weak Memory in Order via a Promising Intermediate Representation. PLDI 2023. <u>https://doi.org/</u> 10.1145/3591297



• In-order source model

Undefined behavior on WW & WR racesBased on RC11

• Out-of-order IR model

- Undefined behavior on WW races
 - Undefined value on WR races
- Based on the "promising semantics"





Lee, Cho, Margalit, Hur, L: Putting Weak Memory in Order via a Promising Intermediate Representation. PLDI 2023. <u>https://doi.org/</u> 10.1145/3591297



• In-order source model

Undefined behavior on WW & WR races
Based on RC11

RW reordering

Out-of-order IR model

- Undefined behavior on WW races
 - Undefined value on WR races
- Based on the "promising semantics"





Lee, Cho, Margalit, Hur, L: Putting Weak Memory in Order via a Promising Intermediate Representation. PLDI 2023. <u>https://doi.org/</u> 10.1145/3591297



In-order source model

- Undefined behavior on WW & WR races
- Based on RC11

RW reordering

Out-of-order IR model

- Undefined behavior on WW races

Undefined value on WR races

Based on the "promising semantics"

load introduction









programmers

compilers

multicore architectures





programmers

compilers

multicore architectures



Implementability on multicore hardware

https://www.cl.cam.ac.uk/~pes20/cpp/cpp0xmappings.html

$(|W^{\sqsubseteq rel}|) \triangleq MOV \text{ (to memory)}$ \triangleq MOV (from memory) $(|\mathbf{R}|)$ \triangleq MOV; MFENCE \triangleq CMPXCHG (|RMW|) $(|W^{sc}|)$ $(|\mathbf{F}^{\neq \mathtt{sc}}|) \triangleq \text{No operation}$ \triangleq MFENCE $(|\mathbf{F}^{\mathtt{sc}}|)$

Figure 8. Compilation to TSO.

$$\begin{array}{ll} \left(\left| \mathbb{R}^{na} \right| \right) & \triangleq 1d & \left(\left| \mathbb{W}^{na} \right| \right) & \triangleq st \\ \left(\left| \mathbb{R}^{r1x} \right| \right) & \triangleq 1d; c & \left(\left| \mathbb{W}^{r1x} \right| \right) & \triangleq st \\ \left(\left| \mathbb{R}^{acq} \right| \right) & \triangleq 1d; cmp; bc; isync & \left(\left| \mathbb{W}^{rel} \right| \right) & \triangleq 1wsync; st \\ \left(\left| \mathbb{F}^{\neq sc} \right| \right) & \triangleq 1wsync & \left(\left| \mathbb{F}^{sc} \right| \right) & \triangleq sync \\ \left(\left| \mathbb{R}M\mathbb{W}^{r1x} \right| \right) & \triangleq L: 1warx; cmp; bc \ Le; stwcx.; bc \ L; Le: \\ \left(\left| \mathbb{R}M\mathbb{W}^{acq} \right| \right) & \triangleq \left(\left| \mathbb{R}M\mathbb{W}^{r1x} \right| \right); isync \\ \left(\left| \mathbb{R}M\mathbb{W}^{rel} \right| \right) & \triangleq 1wsync; \left(\left| \mathbb{R}M\mathbb{W}^{r1x} \right| \right); isync \end{array}$$

Figure 9. Compilation of non-SC primitives to Power.

Leading sync		Trailing sync	
$(\mathbf{R}^{\mathtt{sc}})$	\triangleq sync; ($ R^{acq} $)	$(\mathbf{R}^{\mathtt{sc}})$	riangle ld;sync
(W^{sc})	\triangleq sync; st	(W^{sc})	$ riangleq (W^{\texttt{rel}}); \texttt{sync}$
(RMW^{sc})	$\triangleq \texttt{sync}; (\texttt{RMW}^{\texttt{acq}})$	(RMW^{sc})	$\triangleq (\texttt{RMW}^{\texttt{rel}});\texttt{sync}$

Figure 10. Compilations of SC accesses to Power.





Mapping correctness

- (C) : mapping a program C to a given hardware
- A mapping is correct if **Behaviors**_{PL}(C) \subseteq **Behaviors**_{Hardware}((C))





x86-TSO

ARMv7

ARMv8

RISC-V

POWER



An intermediate memory model

Podkopaev, L, Vafeiadis: Bridging the gap between programming languages and hardware weak memory models. POPL 2019. <u>https://doi.org/10.1145/3290382</u>

• IMM model as a common denominator of existing hardware weak memory models





An intermediate memory model

Podkopaev, L, Vafeiadis: Bridging the gap between programming languages and hardware weak memory models. POPL 2019. <u>https://doi.org/10.1145/3290382</u>

• IMM model as a common denominator of existing hardware weak memory models







Programming guarantees

- Data-race-freedom (DRF) theorems
- Library abstraction



Motivation for the DRF guarantee

- Weak memory models are complex
 - most programmers do not understand the underlying model

- We would like to provide a defensive programming discipline for non-experts:
 - ensures strong and more intuitive semantics
 - can be followed without understanding the full underlying weak memory model

• This was a main design goal for C11, let's make it more formal...





If a program P satisfies:

- has only non-atomics and locks
- is race-free

Then:

• P has only SC behaviors

X := 1 lock(L) Y := 1 unlock(L) lock(L) a := Y unlock(L) if (a=1) then b := X





If a program P satisfies:

- has only non-atomics and locks
- is race-free

Then:

- P has only SC behaviors
- Is this good enough?

X := 1lock(L) Y := 1unlock(L) lock(L) a := Y unlock(L) if (a=1) then b := X





If a program P satisfies:

- has only non-atomics and locks
- is race-free

Then:

- P has only SC behaviors
- Is this good enough?
 - Definition of races still requires to understand execution graphs, consistency, hb...

X := 1lock(L) Y := 1unlock(L) lock(L) a := Y unlock(L) if (a=1) then b := X





If a program P satisfies:

- has only non-atomics and locks
- is race-free

Then:

- P has only SC behaviors
- Is this good enough?
 - Definition of races still requires to understand execution graphs, consistency, hb...
 - We also want to allow the use of atomics for avoiding races

X := 1lock(L) Y := 1unlock(L) lock(L) a := Y unlock(L) if (a=1) then b := X




The DRF guarantee Second attempt

If a program P satisfies:

- has only non-atomics and locks
- is race-free under SC

Then:

- P has only SC behaviors
- Is this good enough?
 - Definition of races still requires to understand execution graphs, consistency, hb...
 - We also want to allow the use of atomics for avoiding races

in every SC operational trace of P there are no consecutive conflicting accesses by different threads

X := 1 lock(L) Y := 1unlock(L)

lock(L) a := Y unlock(L) if (a=1) then b := X











The DRF guarantee Final formulation

If a program P satisfies:

- has only non-atomics and locks
- all races under SC semantics are on **sc** atomic accesses

in every SC operational trace of P, all consecutive conflicting accesses by different threads are marked as **sc** in P

Then:

- P has only SC behaviors
- Is this good enough?
 - Definition of races still requires to understand execution graphs, consistency, hb...
 - We also want to allow the use of atomics for avoiding races

X := 1Y := 1 sc

a := Y sc if (a=1) then b := X











Other DRF guarantees

- The assumption of the DRF guarantee is sometimes expensive to satisfy
- The conclusion is also very strong
- Let's see how it works for the Release/Acquire model (DRF-RA)

• We would like to use another semantics instead of SC in the role of the strong semantics



The DRF-RA guarantee

If a program P satisfies:

 all races under RA semantics are on rel/acq atomic accesses

Then:

• P has only RA behaviors

in every RA-consistent execution graph of P, every pair of conflicting accesses unordered by *hb* are marked as **rel/acq** in P

There is also a formulation using the RA view-based semantics:

• A race = thread accesses X but not aware of the latest msg









Local DRF-SC guarantee

- The assumptions above are global, which hinders modularity
- A local version can consider a set *Loc* of locations
- Let P[Loc := sc] denote the program P where all accesses to Loc are strengthened to sc

lf:

- all races of P[Loc := sc] on locations in Loc under RC11 semantics are on accesses marked as sc in P Then:
 - every behavior of P is a behavior of P[Loc := sc]

Dolan, Sivaramakrishnan, Madhavapeddy: Bounding data races in space and time. PLDI 2018. <u>https://doi.org/</u> 10.1145/3192366.3192421

Cho, Lee, Hur, L: Modular data-race-freedom guarantees in the promising semantics. PLDI 2021. https://doi.org/ 10.1145/3453483.3454082

a := pop(S)X := a Y := 1 sc

b := pop(S)c := Y scif (c=1) then d := X

 $Loc = \{X, Y\}$



Local DRF-RA guarantee

• Let P[Loc := ra] denote the program P where all accesses to Loc are strengthened to rel/acq

lf:

Then:

• every behavior of P is a behavior of P[Loc := ra]

Cho, Lee, Hur, L: Modular data-race-freedom guarantees in the promising semantics. PLDI 2021. <u>https://doi.org/</u> 10.1145/3453483.3454082

a := pop(S)X := a Y := 1 rel

 $Loc = \{X, Y\}$

• all races of P[Loc := ra] on locations in Loc under RC11 semantics are on accesses marked as rel/acq in P



Library abstraction

- Experts develop optimized concurrent objects implementations (aka libraries)
 - once and for all establish correctness w.r.t. their specifications
- Clients of these implementations reason about program behaviors assuming only the specifications
- Essential in programming, and even more critical in complicated concurrency models

This part is based on:

Singh, L: An Operational Approach to Library Abstraction under Relaxed Memory Concurrency. POPL 2023. https://doi.org/10.1145/3571246





Code as specification

- Specification = reference implementation
- Simpler (and less efficient) than the implementation

SC):

Take some sequential implementation of *Spec* and wrap each method in an atomic block

• Derive a reference implementation from a standard sequential specification Spec (assuming)

e.g., enqueue(v) { ... } \rightarrow enqueue(v) { atomic { ... } }

specification construct





Library correctness

• We aim to have contextual refinement:

for every program P, Behaviors(P[L]) \subseteq Behaviors($P[L^{\sharp}]$)

- We assume that the client and the library use disjoint set of locations
- What correctness condition ensures contextual refinement?







Linearizability as a library correctness condition under SC

For concurrent data-structures, under SC, linearizability ensures refinement: Filipović, O'Hearn, Rinetzky, Yang: Abstraction for concurrent objects. Theoretical Computer Science 2010. <u>https://doi.org/</u> <u>10.1016/j.tcs.2010.09.021</u>

• If L is linearizable wrt a sequential specification Spec, then for every program P, Behaviors(P[L]) \subseteq Behaviors($P[L^{\ddagger}(Spec)]$) under SC

> the reference implementation derived from *Spec*

The converse direction also holds





Linearizability = history inclusion

- *MGC* denotes the most general client:
- History is a restriction of an operational trace to call/return

f(v) { X := v a := Y return(a)	T1:call f(42) T1:WX42 T2:call f(1) T1:RY0 T1:return f 0
}	example trace
, ,	example trace

• Histories(P) denotes the set of histories induced by traces of program P

Linearizability of L wrt Spec holds iff Histories(MGC[L]) \subseteq Histories(MGC[L[#](Spec)]), where:

• $L^{\ddagger}(Spec)$ is the reference implementation derived from the sequential specification Spec

concurrently and repeatedly call the methods of the library with arbitrary arguments



A more general abstraction theorem (for SC)

Theorem

If Histories(MGC[L]) \subseteq Histories($MGC[L^{\sharp}]$), then for every program P, **Behaviors**(P[L]) \subseteq **Behaviors**($P[L^{\sharp}]$)

- Refinement via linearizability is a particular instance
- This theorem also allows non-atomic specifications



implementation





Assumptions:

- foo and bar must be called at most once by different threads
- bar must be called after foo in the execution order

foo() {
 X := 1 rel
 return()
}

```
bar() {
  a := X acq
  return(a)
}
```

specification L^{\sharp}



Assumptions:

- foo and bar must be called at most once by different threads
- bar must be called after foo in the execution order

```
foo() {
   return()
}
```

```
bar() {
   pick a∈{0,1}
   return(a)
}
```

implementation

foo() {
 X := 1 rel
 return()
}

```
bar() {
  a := X acq
  return(a)
}
```

specification L^{\sharp}



Assumptions:

- foo and bar must be called at most once by different threads
- bar must be called after **foo** in the execution order

```
foo() {
 return()
}
```

```
bar() {
 pick a∈{0,1}
 return(a)
```

implementation

foo() { X := 1 rel return()

bar() { a := X acq return(a)

specification

Histories(MGC[L])

Histories($MGC[L^{\sharp}]$)

T1:call foo() T1:return foo T2:call bar() T2:return bar 0

T1:call foo() T1:return foo T2:call bar() T2:return bar 1







Assumptions:

- foo and bar must be called at most once by different threads
- **bar** must be called after **foo** in the execution order

foo() { return() }	foo() { X := 1 rel return() }
bar() { pick a∈{0,1} return(a) }	bar() { a := X acq return(a) }
implementation L	specification L^{\sharp}

Z := 1 rlx
foo()
Y := 1 rlx

a := Y rlx
if (a=1) then
c := bar() // 1
d := Z rlx // 0

This behavior is:

- impossible with the specification L^{\sharp}
- but, possible with the implementation L!

Assumptions:

- foo and bar must be called at most once by different threads
- **bar** must be called after **foo** in the execution order

foo() { return() }	foo() { X := 1 rel return() }
bar() { pick a∈{0,1} return(a) }	bar() { a := X acq return(a) }
implementation L	specification L^{\sharp}

foo() Y := 1 rel a := Y acq
if (a=1) then
c := bar() // 0

This behavior is:

- impossible with the specification L^{\sharp}
- but, possible with the implementation L!

What can we do about it?

- Under WMM client-library interaction is **not** fully captured by call/return histories
- We can work with partial orders (akin to execution graphs) rather than sequential histories:
 - Batty, Dodds, Gotsman: Library abstraction for C/C++ concurrency. POPL 2013. <u>https://doi.org/10.1145/2429069.2429099</u>
 - Doherty, Dongol, Wehrheim, Derrick: Making Linearizability Compositional for Partially Ordered Executions. IFM 2018. <u>https://doi.org/10.1007/978-3-319-98938-9_7</u>
- Or enrich sequential histories with more information:
 - Burckhardt, Gotsman, Musuvathi, Yang: Concurrent Library Correctness on the TSO Memory Model. ESOP 2012. <u>https://doi.org/10.1007/978-3-642-28869-2_5</u>
 - Khyzha, L: Abstraction for Crash-Resilient Objects. ESOP 2022. <u>https://doi.org/10.1007/978-3-030-99336-8_10</u>



Enriched histories for RC11

foo()Y := 1 rel

- We will expose this in histories by including propagations of call/return

• The read Y=1 imposes *hb* order, so T2 must be aware of foo()'s effect when bar() is called

real-time order \Rightarrow happens before

A propagation semantics for RC11

- A novel operational semantics for (a fragment of) RC11
- Explicit point-to-point propagation transitions marking when an event of one thread becomes visible to another thread
- We include propagation of the call/return events in memory traces





Example: MP

Y := 42 rel X := 1 rel

some possible traces:

T1:Wy42 T1:Wx1 T2:Rx0 T1:Wy42 T1:Wx1 T1→T2:Wy42 T2:Rx0

- T1:Wy42
- T1:Wx1
- T1→T2:Wy42
- T1→T2:Wx1
- T2:Rx1

T2:Ry42

In the Release/Acquire fragment:

- propagation follows *hb*
- read from the *mo*-maximal write that was propagated to the thread

ly42 lx1



Example with function calls

```
foo() {
X := 1 rel
 return()
```

bar() { a := X acq return(a) }

foo()Y := 1 rel

we include propagations of calls/ returns in histories

a possible trace

T1:call foo() T1:Wx1T1:return foo T1:Wy1 T1→T2:call foo() $T1 \rightarrow T2:Wx1$ T1→T2:return foo() T1→T2:Wy1 T2:Ry1 T2:call bar() T2:Rx1 T2:return bar 1





Example

```
foo() {
 return()
```

```
bar() {
 pick a∈{0,1}
 return(a)
}
```

```
implementation
      L
```

foo() { X := 1 rel return() }

```
bar() {
 a := X acq
 return(a)
```

```
specification
       L^{\ddagger}
```

induced *enriched* histories of MGC

T1:call foo() T1:return foo T1→T2:call foo() T1→T2:return foo() T2:call bar() T2:return bar 0

T1:call foo() T1:return foo T2:call bar() T2:return bar 1

possible for L but not for L^{\sharp} !



Abstraction theorem for RC11

Theorem

If Histories(MGC[L]) \subseteq Histories($MGC[L^{\sharp}]$), then for every program P, Behaviors(P[L]) \subseteq Behaviors($P[L^{\ddagger}]$) under SC

Theorem

If PHistories(MGC[L]) \subseteq PHistories($MGC[L^{\sharp}]$), then for every program P, Behaviors(P[L]) \subseteq Behaviors($P[L^{\sharp}]$) under RC11

where $\mathsf{PHistories}(P)$ denotes the set of enriched histories (with calls/returns/call propagations/return propagations) induced by traces of program P





Application: RCU

- unlike existing declarative ad-hoc specifications
- RCU in client programs on RC11 can be understood via locks
- We used the the FDR4 refinement checker library correctness for a simple RCU implementation from:

ASPLOS 2018. <u>https://doi.org/10.1145/3173162.3177156</u>



• Simple lock-based specification for basic Read-Copy-Update (RCU) primitives under RC11

Alglave, Maranget, McKenney, Parri, Stern: Frightening Small Children and Disconcerting Grown-ups: Concurrency in the Linux Kernel.





Restricted clients

Libraries often have "calling policies" (e.g., single producer, consume only non-empty collections, ...)

public member function

std::list::pop_front

void pop_front();

Delete first element

Removes the first element in the list container, effectively reducing its size by one.

Exception safety

If the container is not empty, the function never throws exceptions (no-throw guarantee). Otherwise, it causes *undefined behavior*.



Restricted clients

• We would like a stronger theorem:

Theorem
If PHistories($MGC_{poilcy}[L]$) \subseteq PHistories($MGC_{poilcy}[L]$)
then for every program P that adheres to the po

- To show that P adheres to policy, should we use L or L^{\sharp} ?
- We want it to be L^{\sharp} so that the theorem can be applied without any knowledge of L !
- Circular argument? induction works!

push(1) a := pop()

 $C_{poilcy}[L^{\sharp}]),$ licy, Behaviors(P[L]) \subseteq Behaviors($P[L^{\sharp}]$) under RC11





Restricted clients

• We would like a stronger theorem:

Theorem
If PHistories($MGC_{poilcy}[L]$) \subseteq PHistories($MGC_{poilcy}[L]$)
then for every program P that adheres to the pol

- To show that P adheres to policy, should we use L or L^{\sharp} ?
- We want it to be L^{\sharp} so that the theorem can be applied without any knowledge of L !
- Circular argument? induction works!

push(1) a := pop()

$$C_{poilcy}[L^{\sharp}]),$$

licy, **Behaviors**($P[L]$) \subseteq **Behaviors**($P[L^{\sharp}]$) **under RC11**





The final abstraction theorem

- If the following hold:
 - 1. PHistories($MGC_{poilcy}[L]$) \subseteq PHistories($MGC_{poilcy}[L^{\sharp}]$)
 - 2. $MGC_{poilcy}[L]$ is not racy
 - 3. PHistories($P[L^{\sharp}]$) \subseteq PHistories($MGC_{poilcy}[L^{\sharp}]$)
 - 4. $P[L^{\sharp}]$ is not racy
- Then: Behaviors(P[L]) \subseteq Behaviors($P[L^{\ddagger}]$)



developer obligations



client obligations







LDRF-RA via library abstraction

writex(v) { X := v relreturn()

writex(v) { X := Vreturn()

read_x() { a := X acq return(a)

> Specification L

read_x() { a := X return(a)

Implementation

all races of P[*Loc* := **ra**] on locations

in *Loc* under RC11 semantics are on accesses marked as **rel/acq** in P

Loc = set of locations accesses solely by the library

 $MGC_{poilcy} = call methods in a way that avoids$ races between write_x and read_x

developer obligation:

 $\mathsf{PHistories}(MGC_{poilcv}[L]) \subseteq \mathsf{PHistories}(MGC_{poilcv}[L^{\sharp}])$

client obligation:

 $\mathsf{PHistories}(P[L^{\sharp}]) \subseteq \mathsf{PHistories}(MGC_{poilcy}[L^{\sharp}])$

conclusion:

Behaviors(P[L]) \subseteq Behaviors($P[L^{\sharp}]$)

every behavior of P is a behavior of P[Loc := ra]







Library specification under WMM Example

X := 42 rlx enqueue(q,1) a := dequeue(q) // 1 c := X rlx // 0

X := 1 rlxenque enqueue(q,1) A :=

• How to specify the different options?

• Sequential specifications tell us nothing about the synchronization induced by the library

X := 1 rlx enqueue(q,1)
a := dequeue(q) // ⊥ c := X rlx // 0

ue(q,2) X rlx // 0	<pre>b := dequeue(q) // 1 c := dequeue(q) // 2</pre>



Library specification under WMM

• Declarative library specifications with specialized synchronization relations:

Raad, Doko, Rozic, L, Vafeiadis: On library correctness under weak memory consistency: specifying and verifying concurrent libraries under declarative consistency models. POPL 2019. https://doi.org/10.1145/3290381

- An operational approach?
 - What can serve as reference implementation for different options?

• A per-object lock gives us the strongest queue: real-time order \Rightarrow happens-before



RC11 library specification constructs

specification construct

- We propose partial locks: locks that induce only intra-library synchronization
- obtain a queue that does not provide any synchronization to its clients

e.g., enqueue(v) { ... } \rightarrow enqueue(v) { lock_{lib}(L) { ... } }

• If we wrap a sequential implementation (using non-atomics) in a partial per-object lock, we

• By using release/acquire accesses in the specification we can express stronger queues



Verification under WMM A short (and very partial) survey



Verification questions and approaches for WMM

What do we verify?

. . .

- Program never crashes
- Provides mutual exclusion
- Correctly implements a concurrent data structure





manual interactive fully automatic automation

[

Theoretical verification

- Assume finite-state programs (but with loops!)
- There may still be infinitely many memory states (unbounded buffers, unbounded execution graphs)

- Is state reachability is **decidable**? What is its complexity?
- The answer depends on the underlying memory model




Theoretical verification under SC



- Reduction to reachability in finite-state systems
- PSPACE-complete



For programs with a bounded data domain, this problem is clearly decidable:







Some results for weak memory modes

Reachability under x86-TSO is decidable:

• via a dual semantics (load-buffers instead of store buffers) that forms a WSTS

Abdulla, Atiq, Bouajjani, Ngo: A Load-Buffer Semantics for Total Store Ordering. Log. Methods Comput. 2018. <u>https://doi.org/10.23638/LMCS-14(1:9)2018</u>

Reachability under RA is undecidable:

reduction from Post correspondence problem

Abdulla, Arora, Atig, Krishna: Verification of programs under the release-acquire semantics. PLDI 2019. https://doi.org/10.1145/3314221.3314649

Reachability under WRA/SRA is decidable:

• via a potential-based semantics that forms a WSTS

L, Boker: What's Decidable About Causally Consistent Shared Memory? ACM Trans. Program. Lang. Syst. 2022. <u>https://doi.org/10.1145/3505273</u>

bba	ab	bba	а
bb	аа	00	baa

Sequential Consistency x86-TSO SRA WRA





Model checking

- safety assertions
- Naively checking all traces is infeasible (for both time and memory)
- Remedies:

 - partial order reduction: explore one candidate from each equivalence class



Abdulla, Aronis, Jonsson, Sagonas: Optimal dynamic partial order reduction. POPL 2014. https://doi.org/10.1145/2535838.2535845

Given a loop-free program (usually after loop unrolling), exhaustively verify that all its runs do not violate

• stateless verification: explore all executions without storing in memory the executions explored so far









Partial order reduction using execution graphs

- Explore consistent execution graphs rather than traces (also for SC!)
- Execution graphs track less redundant order and represent equivalence classes



Kokologiannakis, Raad, Vafeiadis: Model checking for weakly consistent libraries. PLDI 2019. https://doi.org/10.1145/3314221.3314609

Kokologiannakis, Marmanis, Gladstein, Vafeiadis: Truly stateless, optimal dynamic partial order reduction. POPL 2021. <u>https://</u> <u>doi.org/10.1145/3498711</u>

Luo, Demsky: C11Tester: a race detector for C/C++ atomics. ASPLOS 2021. https://doi.org/10.1145/3445814.3446711.











A related problem

- Given an execution graph G check whether it is consistent under a memory model M
- Some weak memory models make this problem easier!
 - Given only program-order *po* and reads-from *rf* relations:
 - Checking for SC-consistency is NP-complete
 - Checking for RA-consistency is in PTIME

Chakraborty, Krishna, Mathur, Pavlogiannis: How Hard Is Weak-Memory Testing? POPL 2024. https://doi.org/10.1145/3632908









Program logics

- A (mostly) manual approach for syntax-guided verification
- Derivation rules that provide reasoning principles

$$\{P\}C_1\{Q\} \quad \{Q\}C_2\{R\} \quad \{P\}C_1; C_2\{R\} \quad \{P\} \text{ while } \}$$

 $\wedge b \} C \{ P \}$ e b do $C\{P \land \neg b\}$ Thread 1 proof outline: $\left\{\operatorname{Seen}(\pi, V_0) * \operatorname{Hist}(x, [(0, \underline{V}_x)]) * V_x \sqsubseteq V_0 * \left|\operatorname{Inv}_y(V_0)\right|\right\}$ $x_{[na]} := 37$ $\{\exists V_{37} \supseteq V_0. \operatorname{Seen}(\pi, V_{37}) * \operatorname{Hist}(x, [(37, -, V_{37})])\}$ $\left\{\operatorname{Seen}(\pi, V_{37}) * \left|\operatorname{Inv}_x(V_{37})\right|\right\}$ {Seen $(\pi, V_{37}) * \exists h. \operatorname{Hist}(y, h) * ...$ } open Inv_y $y_{[\mathrm{at}]} := 1$ $\left\{ \exists V_1 \supseteq V_{37}. \operatorname{Seen}(\pi, V_1) * \operatorname{Hist}(y, h \uplus [(1, \underline{V_1})]) * \operatorname{Inv}_x(V_{37}) \right\}$ $\left\{\operatorname{Seen}(\pi, V_1) * |\operatorname{Inv}_y(V_0)|\right\}$

Thread 2 proof outline: $\left\{\operatorname{Seen}(\pi, V_0) * \operatorname{Inv}_y(V_0) * \diamond\right\}$ repeat $y_{[at]}$; $\left\{\exists V_1, V_{37}, V_2. V_2 \sqsupseteq V_1 \sqsupseteq V_{37} * \operatorname{Seen}(\pi, V_2) * \operatorname{Inv}_x(V_{37}) \middle| * \diamondsuit\right\}$ {Seen $(\pi, V_2) * V_{37} \sqsubseteq V_2 * \text{Hist}(x, [(37, ..., V_{37})])$ } $x_{[na]}$ $\{z. \operatorname{Seen}(\pi, V_2) * z = 37 * \operatorname{Hist}(x, [(37, -, V_{37})])\}$

 $\operatorname{Inv}_{y}(V_{0}) \triangleq \exists h. \operatorname{Hist}(y,h) * (0, V_{0}) \in h * \forall V_{1}, v_{1} \neq 0. (v_{1}, V_{1}) \in h \Rightarrow \exists V_{37} \sqsubseteq V_{1}. |\operatorname{Inv}_{x}(V_{37})|$ $\operatorname{Inv}_{x}(V_{37}) \triangleq \left[\stackrel{\frown}{\diamond} \lor \operatorname{Hist}(x, [(37, _, V_{37})]) \right]$













Owicki-Gries / rely-guarantee logics

Dalvandi, Doherty, Dongol, Wehrheim: Owicki-Gries Reasoning for C11 RAR. ECOOP 2020. https://doi.org/10.4230/LIPIcs.ECOOP.2020.11

L, Dongol, Wehrheim: Rely-Guarantee Reasoning for Causally Consistent Shared Memory. CAV 2023. https://doi.org/10.1007/978-3-031-37706-8_11

- SC-based reasoning is unsound
- Develop specialized assertions for expressing invariants on top of an operational presentation of the memory model









Seperation logics

- Concurrent separation logic is designed to reason about DRF programs
- So it is trivially sound under models that satisfy the DRF guarantee
- Extensions allow reasoning about synchronization primitives of RC11
- In particular, ownership transfer is possible via rel/acq synchronization



Vafeiadis, Narayan: Relaxed separation logic: a program logic for C11 concurrency. OOPSLA 2013. https://doi.org/10.1145/2509136.2509532 Dang, Jourdan, Kaiser, Dreyer: RustBelt meets relaxed memory. POPL 2020. https://doi.org/10.1145/3371102 Dang, Jung, Choi, Nguyen, Mansky, Kang, Dreyer: Compass: strong and compositional library specifications in relaxed memory separation logic. PLDI 2022. <u>https://doi.org/10.1145/3519939.3523451</u>

```
Invariant: \exists vs, G. Queue(q, vs, G) * deqPerm(size(G.so)) * size(G.so) \le 2 * ...
                                                                        {SeenQueue(q, \emptyset, \emptyset) * deqPerm(1) * \exists V_3} T3
                              {SeenQueue(q, 0, 0) *
                                                                        while (*^{acq} flag == 0) {};
                                deqPerm(1) * \exists V_2}
                                                                        {SeenQueue(q, G_1, \{e_1, e_2\}) * deqPerm(1) * \exists V_3}
                           \langle \text{Queue}(q, \_) * ... \rangle \text{deq}(q)
                                                                         \langle \text{Queue}(q, \_) * \ldots \rangle \operatorname{deq}(q) \langle \text{Queue}(q, \_) * \ldots \rangle
                                \langle Queue(q, \_) * \ldots \rangle
                                                                        {v. SeenQueue(q, G_3, {e_1, e_2, d_3}) * v \in \{41, 42\}}
                        \{\text{SeenQueue}(q, G_2, \{d_2\}) * ...\}
```



138



Robustness

• Many (useful) programs are *robust*:

all program behaviors allowed by RC11 are in fact also allowed by SC





Robustness

• Many (useful) programs are *robust*:

all program behaviors allowed by RC11 are in fact also allowed by SC

verification under weak memory

verification under SC

robustness





Theorem

Execution-graph robustness against RC11 is PSPACE-complete

Idea: run an instrumented program under SC that monitors whether some step is allowed under RC11 but not under SC



L, Margalit: Robustness against release/acquire semantics. PLDI 2019. <u>https://doi.org/10.1145/3314221.3314604</u> Margalit, L: Verifying observational robustness against a c11-style memory model. POPL 2021. <u>https://doi.org/10.1145/3434285</u>







Conclusion

We talked about:

- The C/C++11 memory model
- 2. The out-of-thin-air problem & RC11
- З.
- Programmability guarantees: DRF theorems, library abstraction 4.
- 5. Verification

Weak memory models are not only a threat, but also an opportunity to better understand concurrency!

Implementability of (R)C11: compiler optimizations and mapping to hardware





Conclusion

We talked about:

- The C/C++11 memory model
- 2. The out-of-thin-air problem & RC11
- З.
- Programmability guarantees: DRF theorems, library abstraction 4.
- 5. Verification

Weak memory models are not only a threat, but also an opportunity to better understand concurrency!



Implementability of (R)C11: compiler optimizations and mapping to hardware



